

## Monolithic N-Channel JFET Duals

## Product Summary

Part Number	$V_{GS(off)}$ (V)	$V_{(BR)GSS}$ Min (V)	$g_{fs}$ Min (mS)	$I_G$ Typ (pA)	$ V_{GS1} - V_{GS2} $ Max (mV)
SST440	-1 to -6	-25	4.5	-1	10
SST441	-1 to -6	-25	4.5	-1	20

*SST441, For applications information see AN102, page 6.*

## Features

- Monolithic Design
- High Slew Rate
- Low Offset/Drift Voltage
- Low Gate Leakage: 1 pA
- Low Noise
- High CMRR: 90 dB

## Benefits

- Tight Differential Match vs. Current
- Improved Op Amp Speed, Settling Time Accuracy
- High-Speed Performance
- Minimum Input Error/Trimming Requirement
- Insignificant Signal Loss/Error Voltage
- High System Sensitivity
- Minimum Error with Large Input Signal

## Applications


- Wideband Differential Amps
- High-Speed, Temp Compensated, Single-Ended Input Amps
- High Speed Comparators
- Impedance Converters

## Description

The SST440/441 are monolithic high-speed dual JFETs mounted in a single SO-8 package. These JFETs are an excellent choice for use as wideband differential amplifiers in demanding test and measurement applications.

The SO-8 package is available with tape-and-reel options to support automated assembly (see Packaging Information).

For similar products in TO-71 packaging, see the U440/441 data sheet.



## Absolute Maximum Ratings

Gate-Drain, Gate-Source Voltage .....	-25 V
Gate Current .....	50 mA
Lead Temperature ( $\frac{1}{16}$ " from case for 10 sec.) .....	300°C
Storage Temperature .....	-55 to 150°C
Operating Junction Temperature .....	-55 to 150°C

Power Dissipation : Per Side <sup>a</sup> .....	300 mW
Total <sup>b</sup> .....	500 mW

## Notes

- a. Derate 2.4 mW/°C above 25°C  
b. Derate 4 mW/°C above 25°C

# SST440/441

**TEMIC**

**Siliconix**

## Specifications<sup>a</sup>







Parameter	Symbol	Test Conditions	Typ <sup>b</sup>	Limits				Unit	
				SST440		SST441			
				Min	Max	Min	Max		
<b>Static</b>									
Gate-Source Breakdown Voltage	V <sub>(BR)GSS</sub>	I <sub>G</sub> = -1 μA, V <sub>DS</sub> = 0 V	-35	-25		-25		V	
Gate-Source Cutoff Voltage	V <sub>GS(off)</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 1 nA	-3.5	-1	-6	-1	-6		
Saturation Drain Current <sup>c</sup>	I <sub>DSS</sub>	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V	15	6	30	6	30	mA	
Gate Reverse Current	I <sub>GSS</sub>	V <sub>GS</sub> = -15 V, V <sub>DS</sub> = 0 V T <sub>A</sub> = 125°C	-1		-500		-500	pA	
Gate Operating Current	I <sub>G</sub>	V <sub>DG</sub> = 10 V, I <sub>D</sub> = 5 mA T <sub>A</sub> = 125°C	-1		-500		-500	pA	
Gate-Source Forward Voltage	V <sub>GS(F)</sub>	I <sub>G</sub> = 1 mA, V <sub>DS</sub> = 0 V	0.7					V	
<b>Dynamic</b>									
Common-Source Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 5 mA f = 1 kHz	6	4.5	9	4.5	9	mS	
Common-Source Output Conductance	g <sub>os</sub>		20		200		200	μS	
Common-Source Forward Transconductance	g <sub>fs</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 5 mA f = 100 MHz	5.5					mS	
Common-Source Output Conductance	g <sub>os</sub>		30					μS	
Common-Source Input Capacitance	C <sub>iss</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 5 mA f = 1 MHz	3.5					pF	
Common-Source Reverse Transfer Capacitance	C <sub>rss</sub>		1						
Equivalent Input Noise Voltage	̄e <sub>n</sub>	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 5 mA f = 10 kHz	4					nV/√Hz	
<b>Matching</b>									
Differential Gate-Source Voltage	V <sub>GS1</sub> - V <sub>GS2</sub>	V <sub>DG</sub> = 10 V, I <sub>D</sub> = 5 mA	7		10		20	mV	
Gate-Source Voltage Differential Change with Temperature	$\frac{\Delta  V_{GS1} - V_{GS2} }{\Delta T}$	V <sub>DG</sub> = 10 V, I <sub>D</sub> = 5 mA T <sub>A</sub> = -55 to 125°C	10					μV/°C	
Saturation Drain Current Ratio <sup>d</sup>	$\frac{I_{DSS1}}{I_{DSS2}}$	V <sub>DS</sub> = 10 V, V <sub>GS</sub> = 0 V	0.98						
Transconductance Ratio <sup>d</sup>	$\frac{g_{fs1}}{g_{fs2}}$	V <sub>DS</sub> = 10 V, I <sub>D</sub> = 5 mA f = 1 kHz	0.98						
Common Mode Rejection Ratio	CMRR	V <sub>DG</sub> = 10 to 15 V, I <sub>D</sub> = 5 mA	90					dB	

### Notes

- a. T<sub>A</sub> = 25°C unless otherwise noted.
- b. Typical values are for DESIGN AID ONLY, not guaranteed nor subject to production testing.
- c. Pulse test: PW ≤ 300 μs duty cycle ≤ 3%.
- d. Assumes smaller value in the numerator.

NNZ

## Typical Characteristics









# SST440/441

**TEMIC**

**Siliconix**

## Typical Characteristics (Cont'd)



## Typical Characteristics (Cont'd)

