



N-Channel Reduced Q_g, Fast Switching MOSFET

PRODUCT SUMMARY

V _{DS} (V)	r _{DS(on)} (Ω)	I _D (A)
200	0.420 @ V _{GS} = 10 V	± 1.7

**High-Efficiency
PWM Optimized**



N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS (T_A = 25°C UNLESS OTHERWISE NOTED)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	200	V
Gate-Source Voltage	V _{GS}	± 20	
Continuous Drain Current (T _J = 150°C) ^{a, b}	I _D	± 1.7	A
T _A = 70°C		± 1.3	
Pulsed Drain Current	I _{DM}	± 12	A
Avalanche Current	I _{AS}	± 12.5	
Single Avalanche Energy	E _{AS}	8	mJ
Continuous Source Current (Diode Conduction) ^{a, b}	I _S	2.1	A
Maximum Power Dissipation ^{a, b}	P _D	2.5	W
T _A = 70°C		1.6	
Operating Junction and Storage Temperature Range	T _J , T _{stg}	-55 to 150	°C

THERMAL RESISTANCE RATINGS

Parameter	Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient ^a	R _{thJA}		50	°C/W
Steady State		80		

Notes

- a. Surface Mounted on FR4 Board.
- b. t ≤ 10 sec.







For SPICE model information via the Worldwide Web: <http://www.vishay.com/www/product/spice.htm>

SPECIFICATIONS ($T_J = 25^\circ\text{C}$ UNLESS OTHERWISE NOTED)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
Static						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	2			V
Gate-Body Leakage	I_{GSS}	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
Zero Gate Voltage Drain Current	I_{DSS}	$V_{DS} = 160 \text{ V}, V_{GS} = 0 \text{ V}$			1	μA
		$V_{DS} = 160 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 55^\circ\text{C}$			25	
On-State Drain Current ^a	$I_{D(\text{on})}$	$V_{DS} \geq 5 \text{ V}, V_{GS} = 10 \text{ V}$	5			A
Drain-Source On-State Resistance ^a	$r_{DS(\text{on})}$	$V_{GS} = 10 \text{ V}, I_D = 1.7 \text{ A}$		0.340	0.420	Ω
Forward Transconductance ^a	g_{fs}	$V_{DS} = 10 \text{ V}, I_D = 1.7 \text{ A}$		3.5		S
Diode Forward Voltage ^a	V_{SD}	$I_S = 2.1 \text{ A}, V_{GS} = 0 \text{ V}$		0.95	1.2	V
Dynamic^b						
Total Gate Charge	Q_g	$V_{DS} = 100 \text{ V}, V_{GS} = 10 \text{ V}, I_D = 1.7 \text{ A}$		13	25	nC
Gate-Source Charge	Q_{gs}			3.5		
Gate-Drain Charge	Q_{gd}			4.5		
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = 100 \text{ V}, R_L = 100 \Omega$ $I_D \approx 1 \text{ A}, V_{GEN} = 10 \text{ V}, R_G = 6 \Omega$		10	20	ns
Rise Time	t_r			10	20	
Turn-Off Delay Time	$t_{d(\text{off})}$			20	40	
Fall Time	t_f			25	50	
Source-Drain Reverse Recovery Time	t_{rr}	$I_F = 2.1 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$		115	150	

Notes

- a. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
 b. Guaranteed by design, not subject to production testing.

TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)


TYPICAL CHARACTERISTICS (25°C UNLESS NOTED)

