



## P-Channel Enhancement-Mode MOSFET

### Product Summary

V <sub>DS</sub> (V)	r <sub>DS(on)</sub> (Ω)	I <sub>D</sub> (A)
-12	0.06 @ V <sub>GS</sub> = -4.5 V	± 4.0
	0.09 @ V <sub>GS</sub> = -2.5 V	± 3.0



\*Source Pins 2, 3, 6 and 7 must be tied common.

P-Channel MOSFET

### Absolute Maximum Ratings (T<sub>A</sub> = 25°C Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V <sub>DS</sub>	-12	V
Gate-Source Voltage	V <sub>GS</sub>	± 8	
Continuous Drain Current (T <sub>J</sub> = 150°C) <sup>a</sup>	I <sub>D</sub>	± 4.0	A
		± 3.2	
Pulsed Drain Current	I <sub>DM</sub>	± 20	A
Continuous Source Current (Diode Conduction) <sup>a</sup>	I <sub>S</sub>	-1.4	
Maximum Power Dissipation <sup>a</sup>	P <sub>D</sub>	1.5	W
		1.0	
Operating Junction and Storage Temperature Range	T <sub>J</sub> , T <sub>stg</sub>	-55 to 150	°C

### Thermal Resistance Ratings

Parameter	Symbol	Limit	Unit
Maximum Junction-to-Ambient <sup>a</sup>	R <sub>thJA</sub>	83	°C/W

Notes

a. Surface Mounted on FR4 Board, t ≤ 10 sec.

Subsequent updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #1801. A SPICE Model data sheet is available for this product (FaxBack document #5122).







**Specifications ( $T_J = 25^\circ\text{C}$  Unless Otherwise Noted)**

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
<b>Static</b>						
Gate Threshold Voltage	$V_{GS(\text{th})}$	$V_{DS} = V_{GS}, I_D = 250 \mu\text{A}$	-0.6			V
Gate-Body Leakage	$I_{GSS}$	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 8 \text{ V}$			$\pm 100$	nA
Zero Gate Voltage Drain Current	$I_{DSS}$	$V_{DS} = -12 \text{ V}, V_{GS} = 0 \text{ V}$			-1	$\mu\text{A}$
		$V_{DS} = -12 \text{ V}, V_{GS} = 0 \text{ V}, T_J = 70^\circ\text{C}$			-25	
On-State Drain Current <sup>a</sup>	$I_{D(\text{on})}$	$V_{DS} = -5 \text{ V}, V_{GS} = -4.5 \text{ V}$	-10			A
		$V_{DS} = -5 \text{ V}, V_{GS} = -2.5 \text{ V}$	-4			
Drain-Source On-State Resistance <sup>a</sup>	$r_{DS(\text{on})}$	$V_{GS} = -4.5 \text{ V}, I_D = 4.0 \text{ A}$		0.040	0.06	$\Omega$
		$V_{GS} = -2.5 \text{ V}, I_D = 2.0 \text{ A}$		0.060	0.09	
Forward Transconductance <sup>a</sup>	$g_{fs}$	$V_{DS} = -9 \text{ V}, I_D = -4.0 \text{ A}$		13		S
Diode Forward Voltage <sup>a</sup>	$V_{SD}$	$I_S = -1.4 \text{ A}, V_{GS} = 0 \text{ V}$		-0.8	-1.2	V
<b>Dynamic<sup>b</sup></b>						
Total Gate Charge	$Q_g$	$V_{DS} = -6 \text{ V}, V_{GS} = -4.5 \text{ V}, I_D = -4.0 \text{ A}$		20	40	nC
Gate-Source Charge	$Q_{gs}$			3.5		
Gate-Drain Charge	$Q_{gd}$			6.0		
Turn-On Delay Time	$t_{d(\text{on})}$	$V_{DD} = -6 \text{ V}, R_L = 6 \Omega$ $I_D \cong -1 \text{ A}, V_{GEN} = -4.5 \text{ V}, R_G = 6 \Omega$		26	60	ns
Rise Time	$t_r$			47	100	
Turn-Off Delay Time	$t_{d(\text{off})}$			87	180	
Fall Time	$t_f$			47	100	
Source-Drain Reverse Recovery Time	$t_{rr}$	$I_F = -1.4 \text{ A}, dI/dt = 100 \text{ A}/\mu\text{s}$		70	100	

Notes

- a. Pulse test; pulse width  $\leq 300 \mu\text{s}$ , duty cycle  $\leq 2\%$ .
- b. Guaranteed by design, not subject to production testing.

## Typical Characteristics (25°C Unless Otherwise Noted)



## Typical Characteristics (25°C Unless Noted)

