


N-Channel Enhancement-Mode Transistors

Product Summary

V _{DS} (V)	r _{DS(on)} (Ω)	I _D (A)
100	0.081	34


Parametric limits in accordance with MIL-S-19500/592 where applicable.

TO-254AA
Hermetic Package



Case Isolated

Top View



N-Channel MOSFET

Absolute Maximum Ratings (T_C = 25°C Unless Otherwise Noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	V _{DS}	100	V
Gate-Source Voltage	V _{GS}	±20	
Continuous Drain Current (T _J = 150°C)	I _D	34	A
T _C = 100°C		21	
Pulsed Drain Current	I _{DM}	136	A
Avalanche Current	I _{AR}	34	
Maximum Power Dissipation	P _D	150	W
Operating Junction and Storage Temperature Range	T _J , T _{Stg}	-55 to 150	°C

Thermal Resistance Ratings

Parameter	Symbol	Limit	Unit
Maximum Junction-to-Case	R _{thJC}	0.83	°C/W

Subsequent updates to this data sheet may be obtained via facsimile by calling Siliconix FaxBack, 1-408-970-5600. Please request FaxBack document #1493.

Specifications ($T_J = 25^\circ\text{C}$ Unless Otherwise Noted)

Parameter	Symbol	Test Condition	Limit			Unit
			Min	Typ ^a	Max	
Static						
Drain-Source Breakdown Voltage	$V_{(\text{BR})\text{DSS}}$	$V_{\text{GS}} = 0 \text{ V}, I_D = 1000 \mu\text{A}$	100			V
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}, T_J = -55^\circ\text{C}$			5.0	
		$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}, T_J = 25^\circ\text{C}$	2.0		4.0	
		$V_{\text{DS}} = V_{\text{GS}}, I_D = 250 \mu\text{A}, T_J = 125^\circ\text{C}$	1.0			
Gate-Body Leakage	I_{GSS}	$V_{\text{DS}} = 0 \text{ V}, V_{\text{GS}} = \pm 20 \text{ V}$			± 100	nA
		$V_{\text{DS}} = 0 \text{ V}, V_{\text{GS}} = \pm 20 \text{ V}, T_J = 125^\circ\text{C}$			± 200	
Zero Gate Voltage Drain Current	I_{DSS}	$V_{\text{DS}} = 80 \text{ V}, V_{\text{GS}} = 0 \text{ V}$			25	μA
		$V_{\text{DS}} = 80 \text{ V}, V_{\text{GS}} = 0 \text{ V}, T_J = 125^\circ\text{C}$			250	
		$V_{\text{DS}} = 100 \text{ V}, V_{\text{GS}} = 0 \text{ V}, T_J = 125^\circ\text{C}$			1000	
Drain-Source On-State Resistance ^b	$r_{\text{DS}(\text{on})}$	$V_{\text{GS}} = 10 \text{ V}, I_D = 34 \text{ A}$			0.081	Ω
		$V_{\text{GS}} = 10 \text{ V}, I_D = 21 \text{ A}, T_J = 125^\circ\text{C}$			0.11	
Dynamic						
Total Gate Charge ^c	Q_g	$V_{\text{DS}} = 50 \text{ V}, V_{\text{GS}} = 10 \text{ V}, I_D = 34 \text{ A}$	50		125	nC
Gate-Source Charge ^c	Q_{gs}		8		22	
Gate-Drain Charge ^c	Q_{gd}		15		65	
Turn-On Delay Time ^c	$t_{\text{d}(\text{on})}$	$V_{\text{DD}} = 50 \text{ V}, R_L = 1.47 \Omega$ $I_D \cong 34 \text{ A}, V_{\text{GEN}} = 10 \text{ V}, R_G = 2.35 \Omega$			35	ns
Rise Time ^c	t_r				190	
Turn-Off Delay Time ^c	$t_{\text{d}(\text{off})}$				170	
Fall Time ^c	t_f				130	
Source-Drain Diode Ratings and Characteristics						
Continuous Current	I_S				34	A
Pulsed Current	I_{SM}				136	
Diode Forward Voltage ^b	V_{SD}	$I_F = 34 \text{ A}, V_{\text{GS}} = 0 \text{ V}$			1.8	V
Reverse Recovery Time	t_{rr}	$I_F = 34 \text{ A}, \text{di}/\text{dt} = 100 \text{ A}/\mu\text{s}$			500	ns

Notes:

- a. For design aid only; not subject to production testing.
- b. Pulse test; pulse width $\leq 300 \mu\text{s}$, duty cycle $\leq 2\%$.
- c. Independent of operating temperature.