# UMC



# UM8272A/A-4

# Floppy Disk Controller

#### Features

- IBM compatible in both single and double density recording formats
- Programmable data record lengths: 128, 256, 512, or 1024 bytes/sector
- Multi-sector and multi-track transfer capability
- Drives up to 4 floppy or mini-floppy disks

#### **General Description**

The UM8272A/A-4 is a LSI Floppy Disk Controller (FDC) Chip, which contains the circuitry and control functions for interfacing a processor to 4 floppy disk drives. It is

#### Pin Configuration

**Block Diagram** 

- Data transfers in DMA or Non-DMA mode
- Parallel seek operations on up to four drives
- Compatible with all INTEL and most other microprocessors
- Single-phase 8MHz/4MHz clock for UM8272A/ UM8272A-4 respectively
- Single + 5 volt power supply (± 10%)

capable of supporting either IBM 3740 single density format (FM), or IBM System 34 double density format (MFM) including double sided recording.



4-3



The UM8272A/A-4 provides control signals which simplify the design of an external phase locked loop and write precompensation circuitry. The FDC simplifies and handles most of the burdens associated with implementing a floppy disk drive interface. The UM8272A/A-4 is a pin-compatible upgrade of the 8272.

Hand-shaking signals are provided in the UM8272A/A-4 which make DMA operation easy to incorporate with the aid of an external DMA controller chip. The FDC will operate in either DMA or Non-DMA mode. In the Non-DMA mode, the FDC generates interrupts to the processor every time a data byte is available. In the DMA mode, the processor need only load the command into the FDC and all data transfers occur under control of the UM8272A/A-4 and DMA controller.

There are 15 separate commands which the UM8272A/A-4 will execute. Each of these commands requires multiple 8-bit bytes to fully specify the operation which the

processor wishes the FDC to perform. The following commands are available:

Read Data	Write Data
Read 1D	Format a Track
Read Deleted Data	Write Deleted Data
Read a Track	Seek
Scan Equal	Recalibrate (Restore to Track 0)
Scan High or Equal	Sense interrupt Status
Scan Low or Equal	Sense Drive Status
Specify	

Address mark detection circuitry is internal to the FDC, which simplifies the phase locked loop and read electronics. The track stepping rate, head load time, and head unload time may be programmed by the user. The UM8272A/A-4 offers many additional features such as multiple sector transfers in both read and write with a single command, and full IBM compatibility in both single and double density models.



Figure 1. System Configuration



#### Absolute Maximum Ratings\*

**D. C. Electrical Characteristics**  $(T_A = 0^{\circ}C \text{ to } + 70^{\circ}C, V_{CC} = +5V \pm 10\%)$ 

Operating Temperature	0°C to + 70°C
Storage Temperature	-55°C to + 150°C
All Output Voltages	0.5 to + 7 Volts
All Input Voltages	-0.5 to +7 Volts
Supply Voltage $V_{CC}$	0.5 to + 7 Volts
Power Dissipation	1 Watt

\*Comments

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only. Functional operation of this device at these or any other conditions above those indicated in the operational sections of this specification is not implied and exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Sumbol	Parameter		Limits	11-14-	0
aymbol	rarameter	Min.	Max.	Units	Conditions
VIL	Input Low Voltage	-0.5	0.8	V	
V <sub>IH</sub>	Input High Voltage	2.0	V <sub>CC</sub> + 0.5	V	
V <sub>OL</sub>	Output Low Voltage		0.45	V	H <sub>OL</sub> = 2.0 mA
V <sub>OH</sub>	Output High Voltage	2.4	V <sub>CC</sub>	V	$ _{OH} = -400  \mu A$
<sup>1</sup> cc	V <sub>CC</sub> Supply Current		120	mA	
L <sub>IL</sub>	Input Load Current (All Input Pins)		10 -10	μΑ μΑ	$V_{IN} = V_{CC}$ $V_{IN} = 0$ V
ILOH	High Level Output Leakage Current		10	μΑ	V <sub>OUT</sub> = V <sub>CC</sub>
OFL	Output Float Leakage Current	-10	+10	μΑ	$0.45 \vee \leq V_{OUT} \leq V_{CC}$

# Capacitance

 $(T_A = 25^{\circ}C, f_c = 1 \text{ MHz}, V_{CC} = 0V)$ 

Symbol Parameter		L	.imits	Linit	Conditions
Symbol	Symbol Farameter	Min.	Max.		conurtions
C <sub>IN</sub> (φ)	Clock Input Capacitance		20	pF	All Pins Except
C <sub>IN</sub>	Input Capacitance		10	pF	Pin Under Test
C <sub>I/O</sub>	Input/Output Capacitance		20	pF	Ground

# A.C. Characteristics

 $(T_A = 0^{\circ}C \text{ to } + 70^{\circ}C, V_{CC} = +5.0V \pm 10\%)$ CLOCK TIMING

Symbol	Parameter	Min.	Max.	Units	Notes
TCY	Clock Period	120	500	ns	Note 5
tCH	Clock High Period	40		ns	Note 4, 5
t <sub>RST</sub>	Reset Width	14		tCY	

#### READ CYCLE

t <sub>AR</sub>	Select Setup to RD↓	0		ns	
t <sub>RA</sub>	Select Hold from RD1	0		ns	
<sup>t</sup> RR	RD Pulse width	250		ns	
t <sub>RD</sub>	Data Delay from RD↓		200	ns	
<sup>t</sup> DF	Output Float Delay	20	100	ns	



#### $(T_A = 0^{\circ}C \text{ to } + 70^{\circ}C, V_{CC} = +5.0 \vee \pm 10\%)$ A.C. Characteristics (Continued) WRITE CYCLE

Symbol	Parameter	Min.	Тур.	Max.	Units	Notes
t <sub>AW</sub>	Select Setup to WR↓	0			ns	
twa	Select Hold from WR 1	0			ns	
tww	WR Pulse Width	250			ns	
t <sub>DW</sub>	Data Setup to WR 1	150			ns	
twp	Data Hold from WR1	10			ns	
INTERRUP	TS					
tei	INT Delay from RD1			500	ns	Note 5
twi	INT Delay from WR1			500	ns	Note 5
DMA					·	
teocy	DRQ Cycle Period	13		1	μs	Note 5
t <sub>AKB0</sub>	DACK I to DRQI			200	ns	
tROR	DRQ 1 to RD 4	800			ns	Note 5
tROW	DRQ 1 to WR J	250		1	ns	Note 5
tRORW	DRQ 1 to RD 1 or WR 1			12	μs	Note 5
	RFACE				1	
twcy	WCK Cycle Time		2 or 4 1 or 2		μs	MFM = 0 MFM = 1 Note 2
twcн	WCK High Time	80	250	350	ns	
t <sub>CP</sub>	Pre-Shift Delay from WCK1	20		100	ns	
t <sub>CD</sub>	WDA Delay from WCK 1	20		100	ns	
twdd	Write Data Width	t <sub>WCH</sub> -50			ns	
twe	WE 1 to WCK 1 or WE ↓ to WCK ↓ Delay	20		100	ns	
twwcy	Window Cycle Time		2		μs	MFM = 0 MFM = 1
twrd	Window Setup to RDD 1	15			ns	
tRDW	Window Hold from RDD↓	15			ns	
t <sub>RDD</sub>	RDD Active Time (HIGH)	40			ns	
FDD SEEK	/DIRECTION/STEP					
tus	US0,1 Setup to RW/SEEK 1	12			μs	Note 5
tsu	US <sub>0,1</sub> Hold after RW/SEEK ↓	15		<u> </u>	μs	Note 5
t <sub>SD</sub>	RW/SEEK Setup to LCT/DIR	7			μs	Note 5
t <sub>DS</sub>	RW/SEEK Hold from LCT/DIR	30			μs	Note 5
tDST	LCT/DIR Setup to FR/STEP1	1			μs	Note 5
tSTD	LCT/DIR Hold from FR/STER ↓	24		-	μs	Note 5
tstu	DS <sub>2,1</sub> Hold from FR/Step ↓	5			μs	Note 5
t <sub>STP</sub>	STEP Active Time (High)		5		μs	Note 5
t <sub>SC</sub>	STEP Cycle Time	33			μs	Note 3, 5
t <sub>FR</sub>	FAULT RESET Active Time (High)	8		10	μs	Note 5
t <sub>IDX</sub>	INDEX Pulse Width		10		tcy	

tTC

Terminal Count Width

Notes:

 Typical values for T<sub>A</sub> are 25°C and nominal supply voltage.
 Typical values for T<sub>A</sub> are 25°C and nominal supply voltage.
 The former values are used for standard floppy and the latter values for mini-floppies.
 t<sub>SC</sub> = 33 µs min for different drive units. In the case of same unit, t<sub>SC</sub> can range from 1 ms to 16 ms with 8 MHz clock period, and 2 ms to 32 ms with 4 MHz clock, under software control.
 At 4 MHz, the clock duty cycle may range from 16% to 76%. Using an 8 MHz clock the duty cycle can range from 32% to 52%. Duty cycle is defined as: D.C. = 100 (t<sub>CH</sub> → t<sub>CY</sub>) with typical rise and fall times of 5 ns.
 The specified values listed are for an 8 MHz clock period. Multiply timings by 2 when using a 4 MHz clock period.

1

tCY



# Pin Description

Pin			Connection	1/0	Description	
No.	Symbol	Name	to	1/0	Description	
1	RESET	Reset	Processor	I	Places FDC in idle state. Resets output lines to FDD to "0" (low). Does not affect SRT, HUT or HLT in Specify command. If RDY pin is held high during Reset, FDC will generate interrupt 1.024 ms later. To clear this interrupt use Sense Interrupt Status command.	
2	RD	Read	Processor	0 (1)	Control signal for transfer of data from FDC to Data Bus, when ''O'' (low).	
3	WR	Write	Processor	(]	Control signal for transfer of data to FDC via Data Bus, when ''O'' (low).	
4	CS	Chip Select	Processor	I	IC selected when "0" (low), allowing $\overline{\text{RD}}$ and $\overline{\text{WR}}$ to be enabled.	
5	AO	Data/Status Reg Select	Processor	1 (1)	Selects Data Reg ( $A_0 = 1$ ) or Status Reg ( $A_0 = 0$ ) contents of the FDC to be sent to Data Bus.	
6-13	DB0-DB7	Data Bus	Processor	1/0 ①	Bi-Directional 8-Bit Data Bus.	
14	DRQ	Data DMA Request	DMA	0	DMA Request is being made by FDC when DRW = "1".	
15	DACK	DMA Acknowledge	DMA	1	DMA cycle is active when "0" (low) and Controller is performing DMA transfer.	
16	тс	Terminal Count	DMA		Indicates the termination of a DMA transfer when "1" (high). It ter- minates data transfer during Read/ Write/Scan command in DMA or interrupt mode.	
17	IDX	Index	FDD	1	Indicates the beginning of a disk track.	
18	INT	Interrupt	Processor	0	Interrupt Request generated by FDC.	
19	CLK	Clock		Ι	Single phase 8-MHz square wave Clock.	
20	GND	Ground			DC power return.	
21	WRCLK	Write Clock		I	Write Data rate to FDD. FM = 500 kHz; MFM = 1 MHz, with a pulse width of 250 ns for both FM and MFM.	
22	RDW	Read Data Window	Phase Lock Loop	I	Generated by PLL, and used to sample data from FDD.	



# Pin Description (Continued)

Pin		Connection	1/0	Description	
No.	Symbol	Name	to	1/0	Description
23	RD DATE	Read Data	FDD	I	Reads data from FDD, containing clock and data bits.
24	VCO	VCO Sync	Phase Lock Loop	0	Inhibits VCO in PLL when "0" (low), enables VCO when "1".
25	WE	Write Enable	FDD	0	Enables write data into FDD.
26	MFM	MFM Mode	Phase Lock Loop	0	MFM mode when "1", FM mode when "0".
27	SEL	Head Select	FDD	0	Head 1 selected when "1" (high). Head 2 selected when "0" (low).
28, 29	$DS_1, DS_0$	Unit Select	FDD	0	FDD Unit Selected.
30	WDA	Write Data	FDD	0	Serial clock and data bits to FDD.
31, 32	PS <sub>1</sub> , PS <sub>0</sub>	Precompensation (pre-shift)	FDD	0	Writes Precompensation status dur- ing MFM mode. Determines early, late, and normal times.
33	FLT/TRK <sub>0</sub>	Fault/Track 0	FDD	I	Senses FDD fault condition in Read/Write mode, and Track 0 con- dition in Seek mode.
34	WP/TS	Write Protect/ Two-Side	FDD	I	Senses Write Protect Status in Read/ Write mode; and Two Side Media in Seek mode.
35	RDY	Ready	FDD	I	Indicates FDD is ready to send or receive data.
36	HDL	Head Load	FDD	0	Causes read/write head in FDD to contact diskette.
37	FR/STP	Fit Reset/Stop	FDD	0	Resets fault F.F. in FDD in Read/ Write mode, contains stop pulses to move head to another cylinder in Seek mode.
38	LCT/DIR	Low Current/ Direction	FDD	0	Lowers Write current on inner tracks in Read/Write mode, deter- mines direction head will stop in Seek mode. A fault reset pulse is issued at the beginning of each Read or Write command prior to the occurrence of the Head Load signal.
39	RW/SEEK	Read Write/SEEK	FDD	0	When "1" (high) Seek mode select- ed, when "0" (low) Read/Write mode selected.
40	V <sub>CC</sub>	+5V			DC Power

Note: 1) Disabled when  $\overline{CS} = 1$ .



#### UM8272A/A-4 Enhancements

On the UM8272A/A-4, after detecting the Index Pulse, the VCO Sync output stays low for a shorter period of time. See Figure 2-A.

On the 8272 there can be a problem reading data when Gap 4A is 00 and there is no 1AM. This occurs on some older floppy formats. The UM8272A/A-4 solves this problem by adjusting the VCO Sync timing so that it is not low during the data field. See Figure 2.



Figure 2. UM8272A/A-4 Enhancements over the 8272

#### Table 2. Main Status Register Bit Description.

#### UM8272A/A-4 Registers - CPU Interface

The UM8272A/A-4 contains two registers which may be accessed by the main system processor, a Status Register and a Data Register. The 8-bit Main Status Register contains the status information of the FDC, and may be accessed at any time. The 8-bit Data Register (several registers in a stack with only one register presented to the data bus at a time) stores data, commands, parameters, and FDD status information. Data bytes are read out of or written into the Data Register in order to program or obtain the results after execution of a command. The Status Register may only be read and is used to facilitate the transfer of data between the processor and UM8272A/A-4.

The relationship between the Status/Data registers and the signals RD, WR, and  $A_0$  is shown in Table 1.

#### Table 1. A0, RD, WR decoding for the selection of Status/ Data register functions.

A	RD	WR	Function
0	0	1	Read Main Status Register
0	1	0	Illegal (see note)
0	0	0	Illegal (see note)
1	0	0	Illegal (see note)
1	0	1	Read from Data Register
1	1	0	Write into Data Register

Note: Design must guarantee that the UM8272A/A-4 is not subjected to illegal inputs.

Bit Number	Name	Symbol	Description
	INdille	Symbol	Description
DB	FDD 0 Busy	D <sub>0</sub> B	FDD number 0 is in the Seek mode. If any of the bits are set FDC will not accept read or write command.
DB	FDD 1 Busy	D <sub>1</sub> B	FDD number 1 is in the Seek mode. If any of the bits are set FDC will not accept read or write command.
DB2	FDD 2 Busy	D <sub>2</sub> B	FDD number 2 is in the Seek mode. If any of the bits are set FDC will not accept read or write command.
DB3	FDD 3 Busy	D3B	FDD number 3 is in the Seek mode. If any of the bits are set FDC will not accept read or write command.
DB4	FDC Busy	СВ	A read or write command is in process. FDC will not accept any other command.
DBs	Execution Mode	EXM	This bit is set only during execution phase in non-DMA mode. When $DB_5$ goes low, execution phase has ended, and result phase has started. It operates only during NON-DMA modes of operation.
DB <sub>6</sub>	Data Input/Output	DIO	Indicates direction of data transfer between FDC and Data Register. If DIO = "1" then transfer is from Data Register to the Processor. If DIO = "0", then transfer is from the Processor to Data Register.
DB7	Request for Master	RQM	Indicates Data Register is ready to send or receive data to or from the Processor. Both bits DIO and ROM should be used to perform the hand-shaking functions of "ready" and "direction" to the processor.

The DIO and RQM bits in the Status Register indicate when Data is ready and in which direction data will be transferred on the Data Bus. The max time between the last  $\overline{RD}$  or  $\overline{WR}$  during command or result phase and DIO and RQM getting set or reset is 12  $\mu$ s. For this reason every time Main Status Register is read the CPU should wait 12  $\mu$ s. The max time from the trailing edge of the last RD in the result phase to when DB, (FDC Busy) goes low is 12  $\mu$ s.

Note: There is a  $12 \mu$ S or  $24 \mu$ S ROM flag delay when using an 8 or 4 MHz clock respectively.





Figure 3. Status Register Timing

The UM8272A/A-4 is capable of executing 15 different commands. Each command is initiated by a multi-byte transfer from the processor, and the result after execution of the command may also be a multi-byte transfer back to the processor. Because of this multi-byte interchange of information between the UM8272A/A-4 and the processor, it is convenient to consider each command as consisting of three phases:

Command Phase:	The FDC receives all information
	required to perform a particular
	operation from the processor.
Execution Phase:	The FDC performs the operation it
	was instructed to do.
Resuit Phase:	After completion of the operation,
	status and other housekeeping in-
	formation is made available to the
	processor.

During Command or Result Phases the Main Status Register (described in Table 2) must be read by the processor before each byte of information is written into or read from the Data Register. Bits D6 and D7 in the Main Status Register must be in a 0 and 1 state, respectively, before each byte of the command word may be written into the UM8272A/ A-4. Many of the commands require multiple bytes, and as a result, the Main Status Register must be read prior to each byte transfer to the UM8272A/A-4. On the other hand, During the Result Phase, D6 and D7 in the Main Status Register must both be 1s (D6 = 1 and D7 = 1) before reading each byte from the Data Register. Note: this reading of the Main Status Register before each byte transfer to the UM8272A/A-4 is required in only the Command and Result Phases, and NOT during the Execution Phase.

During the Execution Phase, the Main Status Register need not be read. If the UM8272A/A-4 is in the non-DMA Mode, then the receipt of each data byte (if UM8272A/A-4 is reading data from FDD) is indicated by an interrupt signal on pin 18 (INT = 1), The generation of a Read signal (RD = 0) will reset the interrupt as well as output the Data onto the Data Bus. For example, if the processor cannot handle Interrupts fast enough (every 13  $\mu$ s for MFM mode) it may poll the Main Status Registers and bit D7 (RQM) will function just like the Interrupt signal. If a Write Command is in process, the WR signal performs the reset to the Interrupt signal.

The UM8272A/A-4 always operates in a multi-sector transfer mode. It continues to transfer data until the TC input is active. In Non-DMA Mode, the system must supply the TC input.

If the UM8272A/A-4 is in the DMA Mode, no Interrupts are generated during the Execution Phase. The UM8272A/A-4 generates DRQs (DMA Requests) when each byte of data is available. The DMA Controller responds to this request with both a DACK = 0 (DMA Acknowledge) and a RD = 0 (Read signal). When the DMA Acknowledge signal goes low (DACK = 0) then the DMA Request is reset (DRQ = 0). If a Write Command has been programmed then a WR signal will appear instead of RD. After the Execution Phase has been completed (Terminal Count has occurred) then an Interrupt will occur (INT = 1). This signifies the beginning of the Result Phase, the Interrupt is automatically reset (INT = 0).

It is important to note that during the Result Phase all bytes shown in the Command Table must be read. The Read Data Command, for example, has seven bytes of data in the Result Phase. All seven bytes must be read in order to successfully complete the Read Data Command. The UM8272A/A-4 will not accept a new command until all seven bytes have been read. Other commands may require fewer bytes to be read during the Result Phase.

The UM8272A/A-4 contains five Status Registers. The Main Status Register mentioned above may be read by the processor at any time. The other four Status Registers (ST0, ST1, ST2, and ST3) are only available during the Result Phase, and may be read only after successfully completing a command. The particular command which has been executed determines how many of the Status Registers will be read.

The bytes of data which are sent of the UM8272A/A-4 to form the Command Phase, and are read out of the UM8272A/A-4 in the Result Phase, must occur in the order shown in Table 3. The Command Code must be sent first and the other bytes sent in the prescribed sequence. No foreshortening of the Command or Result Phases are allowed. After the last byte of data in the Command Phase is sent to the UM8272A/A-4, the Execution Phase automatically starts. In a similar fashion, when the last byte of data is read out in the Result Phase, the command is automatically ended and the UM8272A/A-4 is ready for a new command. A command may be aborted by simply sending a Terminal Count signal to pin 16 (TC=1). This is a convenient means of ensuring that the processor can always get the UM8272A/A-4's attention even if the disk system hangs up in an abnormal manner.



# **Command Symbol Description**

Symbol	Name	Description
A0	Address Line 0	A0 controls selection of Main Status Register (A0 = 0) or Data Register (A0 = 1).
С	Cylinder Number	C stands for the current selected Cylinder (track) number 0 through 76 of the medium.
D	Data	D stands for the data pattern which is going to be written into a sector.
D7-D0	Data Bus	8-bit Data Bus, where $D_7$ stands for the most significant bit, and $D_0$ stands for the least significant bit.
DTL	Data Length	When N is defined as 00, DTL stands for the data length which users are going to read out or write into the Sector.
EOT	End of Track	EOT stands for the final sector number on a Cylinder. During Read or Write operation FDC will stop data transfer after a sector number equal to EOT.
GPL	Gap Length	GPL stands for the length of Gap 3. During Read/Write commands this value determines the number of bytes that VCOs will stay low after two CRC bytes. During Format command it determines the size of Gap 3.
н	Head Address	H stands for head number 0 or 1, as specified in ID field.
HD	Head	HD stands for a selected head number 0 or 1 and controls the polarity of pin 27. (H = HD in all command words.)
HLT	Head Load Time	HLT stands for the head load time in the FDD (2 to 254 ms in 2 ms increments).
HUT	Head Unload Time	HUT stands for the head unload time after a read or write operation has occurred (16 to 240 ms in 16 ms increments).
MF	FM or MFM Mode	If MF is low, FM mode is selected, and if it is high, MFM mode is selected.
MT	Multi-Track	If MT is high, a multi-track operation is to be performed. If MT = 1 after finishing Read/Write operation on side 0, FDC will automatically start searching for sector 1 on side 1.
N	Number	N stands for the number of data bytes written in Sector.
NCN	New Cylinder Number	NCN stands for a new Cylinder number which is going to be reached as a result of the Seek operation. Desired position of Head.
ND	Non-DMA Mode	ND stands for operation in the Non-DMA Mode.
PCN	Present Cylinder Number	PCN stands for the Cylinder number at the completion of SENSE IN- TERRUPT STATUS Command. Position of Head at present time.
R	Record	R stands for the Sector number which will be read or written.
R/W	Read/Write	R/W stands for either Read (R) or Write (W) signal.
SC	Sector	SC indicates the number of Sectors per Cylinder.
SK	Skip	SK stands for Skip Deleted Data address mark.
SRT	Step Rate Time	SRT stands for the Stepping Rate for the FDD. (1 to 16 ms in 1 ms increments.) Stepping Rate applies to all drives, ( $F = 1 ms$ , $E = 2 ms$ , etc.)
STO ST1 ST2 ST3	Status 0 Status 1 Status 2 Status 3	ST 0-3 stands for one of four registers which store the status information after a command has been executed. This information is available during the result phase after command execution. These registers should not be confused with the main status register (selected by $A_0 = 0$ ); ST 0-3 may be read only after a command has been executed and contain information relevant to that particular command.
STP		During a Scan operation, if $STP = 1$ , the data in contiguous sectors is compared byte by byte with data sent from the processor (or DMA); and if $STP = 2$ , then alternate sectors are read and compared.
US0, US1	Unit Select	US stands for a selected drive number 0 or 1.

4-11

4



#### Table 3. UM8272A/A-4 Command Set

				0	DAT	ABUS							Γ		-	C	AT	ABU	IS		-	
PHASE	R/W	D7	D6	D5	D <sub>4</sub>	03	D <sub>2</sub>	D	D <sub>0</sub>	REMARKS	PHASE	R/W	D	, 0	6	D <sub>5</sub> AE		D	D	2 D	Do	REMARKS
Command	\$ \$ \$ \$ \$ \$ \$ \$ \$	X	MF X	SK X			1 но	1 US1	0 US0	Command Codes Sector ID information prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.	Command	******	0×	M C	F	SK X	0 X	C HR -	0 HC		0 1 USC	Command Codes Sector ID information prior to Command execution.
Execution Result	WRRRRR									Data-Iransfer between the FDD and main system Status information after Command execution Sector ID information after Command execution	Execution Result	W REREAR					- S - S - S	T 0 T 1 T 2 C - R -				Data transfer between the FDD and main system. FDC reads all data fields from index hole to EOT. Status information after Command execution. Sector ID information after Command execution.
Command	w	мт		CF	0	1	1		0	Command Cortes		R	-		_	_	-	N -	10	-	_	
Command	* * * * * * * * * *	×	×	X	×       EG		но	USI		Sector ID information Prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.	Command Execution	ww	C X	N 3	IF	0 X	0 X	1 X	Ю	1 D US	0	Commands The first correct ID information on the Cylinder is stored in Data Register.
Execution Result	RRR				- ST - ST - ST	0			_	Data-transfer between the FDD and main system Status information after Command execution	Result					-		TO TI TO TO TO TO TO TO TO TO TO TO				Status information after Command execution. Sector ID information read during Execution Phase from Floppy Disk
	R	-								Sector ID information						FOI	AMA	AT A	TRA	ACK		
	R			v	VAIT	E DA	TA		=	execution	Command	* * *	~ ~	N	K	0 X	0 X	I X SC -	н		1 1 US0	Command Codes Bytes/Sector Sectors/Track
Execution	* * * * * * * * *	X	MF	0 X		x IIIIIII	1 HD	US1		Command Codes Sector ID information Prior to Command execution. The 4 bytes are commanded against header on Floppy Disk. Data transfer between the main system and	Execution Result	SS REFERE		GPL D ST 0 ST 2 C H R N				Gap 3 Filler Byte FDC formats an entire track. Status information after Command execution In this case, the ID information has no meaning.				
										FDD			-			5	SC A	NE	OUA	L		
Hesult	RRRRR									Status information after Command execution. Sector ID information after Command execution.	Command	\$ \$ \$ \$ \$ \$	≥ 1 1 1 1	T N	1F K	SK X	1 X	CHRNOT	н			Command Codes Sector ID information Prior to Command execution.
Command	w	MT	ME	0	0	1	0	0	1	Command Codes		w	12				_ 0	SPL		_		
Continuand	* * * * * * * * *	×	X	x	X CLEAC	×	HD	US1	USO	Sector ID information Prior to Command execution. The 4 bytes are commanded against header on Floppy Disk.	Execution Result	RRRRR	1111					T 0 T 1 C -				Data compared be- tween the FDD and main system. Status information after Command execution Sector 10 information after Command
Execution										Data transfer between the FDD and main		R	-		_		_	N -				execution.
Result	*****									system. Status information after Command execution. Sector ID information after Command execution.												

Note: 1 Symbols used in this table are described at the end of this section.

2 A0 should equal binary 1 for all operations

3 X = Immaterial; usually made to equal binary 0.



#### Table 3. UM8272A/A-4 Command Set (Continued)

		DATABUS								DAT	ABU	s			and the second se						
PHASE	R/W	0,	D <sub>6</sub>	Ds	D4	D3	D <sub>2</sub>	D,	Do	REMARKS	PHASE	R/W	D7	De	Ds	D4	D3	D <sub>2</sub>	D	Do	REMARKS
		-		SCAN	LO	NOF	EQU	JAL			RECALIBRATE										
Command	w	мт	MF X	SK X	1 X	1 X	0 HD	0 US1	1 USO	Command Codes	Command	ww	0 X	0 X	0 X	0 X	0 X	1 0	1 US1	1 US0	Command Codes
	w	-		_	= ;		_	_	=	Sector ID information prior Command execution,	Execution										Head retracted to Track 0
	w					N					SENSE INTERRUPT STATUS										
	w		_								Command	w	0	0	0	0	1	0	0	0	Command Codes
Execution	w	-		Û	— š	TP —			_	Data compared be-	Result	R	=				r 0 - 2N -			_	Status information at the end of seek-opera- tion about the FDC
Execution										and main system	SPECIFY										
Result	RRR				— S — S	r 0 — r 1 — r 2 —			_	Status information after Command execution.	Command	w	0	0 	0	0	0	0	1 - ни	1 r —	Command Codes
	R				_	C				Sector ID information		w	1-	- H	1LT -				-	ND	
	R	_			_	R —				execution.					SENS	SE D	RIVE	ST/	TUS		
	B	-				N —					Command	w	0	0	0	0	0	1	0	0	Command Codes
				SCAN	HIC	н о	REQ	UAL				w	×	×	×	×	x	нD	US	US0	
Command	-w w	MT	MF	SK X	1 X	1 X	1 HD	0 US1	1	Command Codes	Result	R	-			— S	тэ	_			Status information about FDD
	W	_		-	-	c	_			Sector ID information						:	SEEK	C			
	www	=			Ξ				_	prior Command execution.	Command	w w	0 X	0 X	0 X	0 X	1 X	1 HD	1 US		Command Codes
	***	-	_	-		IPL-			=	Data compared be-	Execution	ľ				— N	CN				Head is positioned over proper Cylinder on Diskette
Execution										tween the FDD		÷				IN	VAL	.10			1
Result	RRRR					T 0 - T 1 - T 2 - C -			_	Status information after Command execution. Sector ID information after Command	Command	W				Invali		des -			Invalid Command Codes (NoOp - FDC goes into Standby State) St 0 = 80
	R	=			_	R -			_	execution.	, issuit					5					(16)

#### Polling Feature of the UM8272A/A-4

After power-up RESET, the Drive Select Lines DS0 and DS1 will automatically go into a polling mode. In between commands (and between step pulses in the SEEK command) the UM8272A/A-4 polls all four FDDs looking for a change in the Ready line from any of the drives. If the Ready line changes state (usually due to a door opening or closing) then the UM8272A/A-4 will generate an interrupt. When Status Register 0 (STO) is read (after Sense Interrupt Status is issued), Not Ready (NR) will be indicated. The polling of the Ready line by the UM8272A/A-4 occurs continuously between instructions, thus notifying the processor which drives are on or off line. Approximate scan timing is shown in Table 4.

#### Table 4. Scan Timing

D\$ <sub>1</sub>	DS <sub>0</sub>	APPROXIMATE SCAN TIMING
0	0	220µS
0	1	220µS
1	0	220µS
1	1	440µS

#### **Command Descriptions**

During the Command Phase, the Main Status Register must be polled by the CPU before each byte is written into the Data Register. The DIO (DB<sub>6</sub>) and RQM (DB<sub>7</sub>) bits in the Main Status Register must be in the "0" and "1" states respectively, before each byte of the command may be written into the UM8272A/A-4. The beginning of the execution phase for any of these commands will cause DIO and RQM to switch to "1" and "0" respectively.

#### READ DATA

A set of nine (9) byte words is required to place the FDC into the Read Data Mode. After the Read Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head setting time (defined in the Specify Command), and begins reading ID address Marks and ID fields. When the current sector number ("R") stored in the ID Register (IDR) compares with the sector number read off the diskette, the FDC outputs data (from the Data field) byte-by-byte to the main system via the data bus.

After completion of the read operation from the current sector, the Sector Number is incremented by one, and the data from the next sector is read and output on the data bus. This continuous read function is called a "Multi-Sector Read Operation." The Read Data Command must



be terminated by the receipt of a Terminal Count signal. Upon receipt of this signal, the FDC stops outputing data to the processor, but will continue to read data from the current sector, checking CRC (Cyclic Redundancy Count) bytes, and then at the end of the sector terminating the Read Data Command. The amount of data which can be handled with a single command to the FDC depends upon MT (multi-track), MFM (MFM/FM), and N (Number of Bytes/Sector). Table 5 shows the Transfer Capacity. The "multi-track" function (MT) allows the FDC to read data from both sides of the diskette. For a particular cylinder, data will be

Table	5.	Transfer	Capacity
-------	----	----------	----------

Multi-Track MT	MFM/FM MF	Bytes/Sector N	Maximum Transfer Capacity (Bytes/Sector) (Number of Sectors)	Final Sector Read from Diskette
0	0	00	(128) (26) = 3,328	26 at Side 0
0	1	01	(256) (26) = 6,656	or 26 at Side 1
1	0	00	(128) (52) = 6,656	26 at Side 1
1	1	01	(256) (52) = 13,312	
0	0	01	(256) (15) = 3,840	15 at Side 0
0	1	02	(512) (15) = 7,680	or 15 at Side 1
1	0 1	01 02	(256) (30) = 7,680 (512) (30) = 15,360	15 at Side 1
0	0	02	(512) (8) = 4,096	8 at Side 0
0	1	03	(1024) (8) = 8,192	or 8 at Side 1
1	0	02	(512) (16) = 8,192	8 at Side 1
1	1	03	(1024) (16) = 16,384	

transferred starting at Sector 1 Side 0 and completing at Sector L Side 1 (Sector L = last sector on the side). Note: This function pertains to only one cylinder (the same track) on each side of the diskette.

When N = 0, DTL defines the data length which the FDC must treat as a sector. If DTL is smaller than the actual data length in a Sector, the data beyond DTL in the Sector is not sent to the Data Bus. The FDC reads (internally) the complete Sector performing the CRC check, and depending upon the manner of command termination, may perform a Multi-Sector Read Operation. When N is non-zero, then DTL has no meaning and should be set to OFFH.

At the completion of the Read Data Command, the head is not unloaded until after Head Unload Time Interval (specified in the Specify Command) has elapsed. If the processor issues another command before the head unloads, then the head settling time may be saved between subsequent reads. This time out is particularly valuable when a diskette is copied from one drive to another. If the FDC detects the Index Hole twice without finding the right sector, (indicated in "R"), then the FDC sets the ND (No Data) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

After reading the ID and Data Fields in each sector, the FDC checks the CRC bytes. If a read error is detected (incorrect CRC in ID field), the FDC sets the DE (Data Error) flag in Status Register 1 to a 1 (high), and if a CRC error occurs in the Data Field the FDC also sets the DD (Data Error in Data Field) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

If the FDC reads a Deleted Data Address Mark off the diskette, and the SK bit (bit D5 in the first Command Word) is not set to 0, then the FDC sets the CM (Control Mark) flag in Status Register 2 to a 1 (high), and terminates the Read Data Command, after reading all the data in the Sector. If SK = 1, the FDC skips the sector with the Deleted Data Address Mark and reads the next sector.

During disk data transfers between the FDC and the processor, via the data bus, the FDC must be served by the processor every 27  $\mu$ s in the FM Mode, and every



13  $\mu$ s in the MFM Mode, or the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Read Data Command. If the processor terminates a read (or write) operation in the FDC, then the ID Information in the Result Phase is dependent upon the state of the MT bit and EOT byte. Table 6 shows the values for C, H, R, and N, when the processor terminates the Command.

Table 6. ID Information When Processor Terminates Comm
--

мт	FOT	Final Sector Transferred to Processor	ID Information at Result Phase								
	201		С	Н	R	N					
	1A OF 08	Sector 1 to 25 at Side 0 Sector 1 to 14 at Side 0 Sector 1 to 7 at Side 0	NC	NC	R + 1	NC					
0	1A 0F 08	Sector 26 at Side 0 Sector 15 at Side 0 Sector 8 at Side 0	C + 1	NC	R = 01	NC					
	1A OF 08	Sector 1 to 25 at Side 1 Sector 1 to 14 at Side 1 Sector 1 to 7 at Side 1	NC	NC	R + 1	NC					
	1A 0F 08	Sector 26 at Side 1 Sector 15 at Side 1 Sector 8 at Side 1	C + 1	NC	R = 01	NC					
	1A 0F 08	Sector 1 to 25 at Side 0 Sector 1 to 14 at Side 0 Sector 1 to 7 at Side 0	NC	NC	R + 1	NC					
1	1A 0F 08	Sector 26 at Side 0 Sector 15 at Side 0 Sector 8 at Side 0	NC	LSB	R = 01	NC					
	1A 0F 08	Sector 1 to 25 at Side 1 Sector 1 to 14 at Side 1 Sector 1 to 7 at Side 1	NC	NC	R + 1	NC					
	1A 0F 08	Sector 26 at Side 1 Sector 15 at Side 1 Sector 8 at Side 1	C + 1	LSB	R = 01	NC					

Note: 1, NC (No Change): The same value as the one at the beginning of command execution.

2. LSB (Least Significant Bit): The least significant bit of H is complemented.

#### WRITE DATA

A set of nine (9) bytes is required to set the FDC into the Write Data mode. After the Write Data command has been issued the FDC loads the head (if it is in the unloaded state), waits the specified head settling time (defined in the Specify Command), and begins reading the ID Fields. When the current sector number ("R"), stored in the ID Register (IDR) compares with the sector number read off the diskette, then the FDC takes data from the processor byte by byte via the data bus, and outputs it to the FDD. After writing data into the current sector, the Sector Number stored in "R" is incremented by one, and the next data field is written into. The FDC continues this "Multi-Sector Write Operation" until the issuance of a Terminal Count-signal. If a Terminal Count signal is sent to the FDC it continues writing into the current sector to complete the data field. If the Terminal Count signal is received while a data field is being written then the remainder of the data field is filled with 00 (zeros).



The FDC reads the ID field of each sector and checks the CRC bytes. If the FDC detects a read error (Incorrect CRC) in one of the ID Fields, it sets the DE (Data Error) flag of Status Register 1 to a 1 (high), and terminates the Write Data Command. (Status Register 0 also has bits 7 and 6 set to 0 and 1 respectively.)

The Write Command operates in much the same manner as the Read Command. The Following items are the same (refer to the Read Data Command for details):

- Transfer Capacity
- EN (End of Cylinder) Flag
- ND (No Data) Flag
- Head load Time Interval
- ID Information when the processor terminates command (see Table 6)
- Definition of DTL when N = 0 and when N  $\neq 0$

In the Write Data mode, data transfers between the processor and FDC must occur every 31  $\mu$ s in the FM mode, and every 15  $\mu$ s in the MFM mode. If the time interval between data transfers is longer than this the FDC sets the OR (Over Run) flag in Status Register 1 to a 1 (high), and terminates the Write Data Command.

For Mini-floppies, multiple track writes are usually not permitted. This is because the turn-off time of the erase head coils the head switches tracks before the erase head turns off. Therefore the system should typically wait 1.3 mS before attempting to step or change sides.

#### WRITE DELETED DATA

This command is the same as the Write Data Command except a Deleted Data Address Mark is written at the beginning of the Data Field instead of the normal Data Address Mark.

#### READ DELETED DATA

This command is the same as the Read Data Command except that when the FDC detects a Data Address Mark at the beginning of a Data Field with the SK = 0 (low), it will read all the data in the sector and set the CM flag in Status Register 2 to a 1 (high), and then terminate the command. If SK = 1, then the FDC skips the sector with the Data Address Mark and reads the next sector.

#### READ A TRACK

This command is similar to the READ DATA Command except that the entire data field is read continuously from each of the sectors of a track. Immediately after encountering the INDEX HOLE the FDC starts reading all data fields on the track as continuous blocks of data. If the FDC finds an error in the ID or DATA CRC chuck bytes, it continues to read data from the track. The FDC compares the ID information read from each sector with the value stored in the IDR, and sets the ND flag of Status Register 1 to a 1 (high) if there is no comparison. Multitrack or skip operations are not allowed with this command.

This command will terminate when EOT number of sectors has been read. If the FDC does not find an ID Address Mark on the diskette after it encounters the index hole for the second time, it sets the MA (missing address mark) flag in Status Register 1 to a 1 (high), and terminates the command. (Status Register 0 has bits 7 and 6 set to 0 and 1 respectively.)

#### READ ID

The READ ID Command is used to give the present position of the recording head. The FDC stores the values from the first ID Field it is able to read. If no proper ID Address Mark is found on the diskette, before the INDEX HOLE is encountered for the second time then the MA (Missing Address Mark) flag in Status Register 1 is set to a 1 (high), and if no data is found then the ND (No Data) flag is also set in Status Register 1 to a 1 (high) and the command is terminated.

#### FORMAT A TRACK

The Format Command allows an entire track to be formatted. After the index hole is detected. Data is written on the Diskette: Gaps, Address Marks, ID Fields and Data Fields, all per the IBM System 34 (Double Density) or System 3740 (Single Density) Formats are recorded. The particular format which will be written is controlled by the values programmed into N: (number of bytes/ secter), SC (sectors/cylinder), GPL (Gap Length) and D (Data Pattern). These are supplied by the processor during the Command Phase. The Data Field is filled with the Byte of data stored in D. The ID Field for each sector is supplied by the processor: four data requests per sector are made by the FDC for C (Cylinder Number), H (Head Number), R (Sector Number) and N (Number of Bytes/Sector). This allows the diskette to be formatted with nonsequential sector numbers, if desired.

After formatting each sector, the processor must send new values for C, H, R, and N to the UMB272A/A-4 for each sector on the track. The contents of the R Register are incremented by one after each sector is formatted: the R register contains a value of R + 1 when it is read during the Result Phase. This incrementing and formatting continues for the whole track until the FDC encounters the index hole for the second time, where upon it terminates the command.

.



If a FAULT signal is received from the FDD at the end of a write operation, then the FDC sets the EC flag of status Register 0 to a 1 (high), and terminates the command after setting bits 7 and 6 of Status Register 0 to 0 and 1 respectively. Also the loss of a READY signal at the beginning of a command execution phase causes command termination.

Table 7 shows the relationship between N, SC, and GPL for various sector sizes:

#### Table 7. Sector Size Relationships

8" STANDARD FLOPPY

#### 5%" MINI FLOPPY

Format	Sector Size	N	sc	GPL <sup>1</sup>	GPL <sup>2</sup>	Remarks	Sector Size	N	sc	GPL <sup>1</sup>	GPL <sup>2</sup>
FM Mode	128 bytes/Sector	00	1A	07	1B	IBM Diskette 1D	128 bytes/Sector	00	12	07	09
	256	01	0F	0E	2A		128	00	10	10	19
	512	02	06	1B	3A	IBM Diskette 2D	256	01	06	18	30
	1024	03	04	47	8A		512	02	04	46	87
	2048	04	02	C8	FF		1024	03	02	D8	FF
	4096	05	01	C8	FF		2048	04	01	C8	FF
MFM Mode	256	01	1A	OE	36	IBM Diskette 2D	256	01	12	0A	0C
	512	02	OF	1B	54		256	01	10	20	32
	1024	03	08	35	74	IBM Diskette 2D	512	02	08	2A	50
	2048	04	04	99	FF		1024	03	04	80	FO
	4096	05	02	C8	FF		2048	04	02	СВ	FF
	8192	06	01	C8	FF		4096	05	01	C8	FF

Notes: 1. Suggested values of GPL in Read or Write Commands to avoid splice point between data field and ID field of contiguous sections.

2. Suggested values of GPL in formal command.

During the Command Phase of the Seek operation the FDC is in the FDC BUSY state, but during the Execution Phase it is in the NON-BUSY state. While the FDC is in the NON-BUSY state, another Seek Command may be issued, and in this manner parallel seek operations may be done on up to 4 Drives at once.

If an FDD is in a NOT READY state at the beginning of the command execution phase or during the seek operation, the NR (NOT READY) flag is set in Status' Register 0 to a 1 (high), and the command is terminated.

Note that the UM8272A/A-4 Read and Write Commands do not have implied Seeks, Any R/W command should be preceded by: 1) Seek Command, 2) sense Interrupt Status, and 3) Read ID.

#### RECALIBRATE

This command causes the read/write head within the FDD to retract to the Track 0 position. The FDC clears

the contents of the PCN counter, and checks the status of the Track 0 signal from the FDD. As long as the Track 0 signal is low, the Direction signal remains 1 (high) and Step Pulses are issued. When the Track 0 signal goes high, the SE (SEEK END) flag in Status Register 0 is set to a 1 (high) and the command is terminated. If the Track 0 signal is still low after 77 Step Pulses have been issued, the FDC sets the SE (SEEK END) and EC (EQUIPMENT CHECK) flags of Status Register 0 both to 1 (high), and terminates the command.

The ability to overlap RECALIBRATE Commands to multiple FDDs, and the loss of the READY signal, as described in the SEEK Command, also applies to the RECALIBRATE Command.

#### SENSE INTERRUPT STATUS

An Interrupt signal is generated by the FDC upon one of the following conditions:



- 1. Upon entering the Result Phase of:
  - a. Read Data Command
  - b. Read a Track Command
  - c. Read ID Command
  - d. Read Deleted Data Command
  - e. Write Data Command
  - f. Format a Cylinder Command
  - g. Write Deleted Data Command
  - h. Scan Commands
- 2. Ready Line of FDD changes state
- 3. End of Seek or Recalibrate Command
- 4. Execution Phase in the NON-DMA Mode

Interrupts caused by reasons 1 and 4 above occur during

normal command operations and are easily discernible by the processor. However, interrupts caused by reasons 2 and 3 may be uniquely identified with the aid of the Sense Interrupt Status Command. This command when issued resets the interrupt signal and via bits 5, 6, and 7 of Status Register 0 and identifies the cause of the interrupt.

Neither the Seek nor Recalibrate Command have a Result Phase. Therefore, it is mandatory to use the Sense interrupt Status Command after these commands to effectively terminate them and to provide verification of the head position (PCN).

Seek End	Interru	pt Code	CALIFE
Bit 5	Bit 6	Bit 7	
0	1	1	Ready Line changed state, either polarity
1	0	0	Normal Termination of Seek or Recalibrate Command
1	1	0	Abnormal Termination of Seek or Recalibrate Command

#### Table 8. Seek, Interrupt Codes

#### . SPECIFY

The Specify Command sets the initial values for each of the three internal timers. The HUT (Head Unload Time) defines the time from the end of the Execution Phase of one of the Read/Write Commands to the head unload state. This timer is programmable from 16 to 240 ms in increments of 16 ms (01 = 16 ms, 02 = 32 ms ... OF = 240 ms). The SRT (Step Rate Time) defines the time interval between adjacent step pulses. This timer is programmable from 1 to 16 ms in increments of 1 ms (F = 1 ms, E = 2 ms, D = 3 ms, etc.). The HLT (Head Load Time) defines the time between when the Head Load signal goes high and when the Read/Write operation starts. This timer is programmable from 2 to 254 ms in increments of 2 ms (01 = 2 ms, 02 = 4 ms, 03 = 6 ms ... FE = 254 ms).

The step rate should be programmed for 1 ms longer than the minimum time required by the drive.

The time intervals mentioned above are a direct function of the clock (CLK on pin 19). Times indicated above are for an 8 MHz clock; if the clock is 4 MHz (mini-floppy application) then all time intervals are increased by a factor of 2.

The choice of DMA or NON-DMA operation is made by the ND (NON-DMA) bit. When this bit is high (ND = 1)

the NON-DMA mode is selected, and when ND = 0 the DMA mode is selected.

#### SENSE DRIVE STATUS

This command may be used by the processor whenever it wishes to obtain the status of the FDDs. Status Register 3 contains the Drive Status information.

#### INVALID

If an invalid command is sent to the FDC (a command not defined above), then the FDC will terminate the command. No interrupt is generated by the UM8272A/A-4 during this condition. Bit 6 and bit 7 (DIO and RQM) in the Main Status Register are both high (1) indicating to the processor that the UM8272A/A-4 is in the Result Phase and the contents of Status Register 0 (ST0) must be read, When the processor reads Status Register 0 it will find an 80H indicating an invalid command was received.

A Sense interrupt Status Command must be sent after a Seek or Recalibrate interrupt; otherwise the FDC will consider the next command to be an invalid Command.

In some applications the user may wish to use this command as a No-Op command, to place the FDC in a standby or no operation state.



## Table 9. Status Registers

	Bit		Description
Na.	Name	Symbol	
		STATU	S REGISTER 0
D7 D6	Interrupt Code	IC	$\begin{array}{c} D_7 = 0 \mbox{ and } D_6 = 0 \\ Normal Termination of Command, (NT). Command was completed and properly executed. \\ D_7 = 0 \mbox{ and } D_6 = 1 \\ Abnormal Termination of Command termination of Comman$
			mand, (A1). Execution of Com- mand was started, but was not successfully completed. $D_7 = 1$ and $D_6 = 0$
			Invalid Command issue (IC). Command which was issued was never started.
			Abnormal Termination because during command execution the ready signal from FDD changed state.
D <sub>5</sub>	Seek End	SE	When the FDC completes the SEEK Command, this flag is set to 1 (high).
D4	Equipment Check	EC	If a fault Signal is received from the FDD, or if the Track O Signal fails to occur after 77 Step Pulses (Recalibrate Command) then this flag is set.
D3	Not Ready	NR	When the FDD is in the not-ready state and a read or write com- mand is issued, this flag is set. If a read or write command is issued to Side 1 of a single sided drive, then this flag is set
D <sub>2</sub>	Head Address	но	This flag is used to indicate the state of the head at Interrupt.
D <sub>1</sub>	Unit Select 1	US 1	These flags are used to indicate a
Do	Unit Select 0	USO	Drive Unit Number at Interrupt
_		STATL	S REGISTER 1
D7	End of Cylinder	EN	When the FDC tries to access a Sector beyond the final Sector of a Cylinder, this flag is set.
D6			Not used. This bit is always 0 (low).
Ds	Data Error	DE	When the FDC detects a CRC error in either the ID field or the data field, this flag is set.
D4	Over Run	OR	If the FDC is not serviced by the main systems during data transfers, within a certain time interval, this flag is set.
D3			Not used. This bit is always 0 (low)
D2	No Data	ND	During execution of READ DATA, WRITE DELETED DATA or SCAN Command, if the FDC cannot find the Sector specified in the IDR Register, this flag is set.
			While executing the READ ID Command, if the FDC cannot read the ID field without an error, then this flag is set.
			During the execution of the READ A Cylinder Command, if the starting sector cannot be found, then this flag is set.

	Bit		Description				
No.	Name	Symbol	Description				
	ST	ATUS RE	GISTER 1 (CONT.)				
Dı	Not Writable	NW	During execution of WRITE DATA. WRITE DELETED DATA or Format Cylinder Command, if the FDC detects a write protect signal from the FDD, then this flag is set.				
Do	Missing Address Mark	MA	If the FDC cannot detect the ID Address Mark after encountering the Index hole twice, then this flag is set. If the FDC cannot detect the Data Address Mark or Deleted Data Address Mark, this flag is set. Also at the same time, the MD				
			(Missing Address Mark in Data				
-	I	STATU	IS REGISTER 2				
D7			Not used. This bit is always 0 (low.)				
D <sub>6</sub>	Control Mark	СМ	While executing the READ DATA or SCAN Command, if the FDC encounters a Sector which contains a Deleted Data Address Mark, this flag is set.				
D5	Data Error in Data Field	DD	If the FDC detects a CRC error in the data field then this flag is set.				
D4	Wrong Cylinder	WC	This bit is related to the ND bit, and when the contents of C on the medium is different from that stored in the IDR, this flag is set.				
D3	Scan Equal Hit	SH	During execution of the SCAN Com- mand, if the condition of "equal" is satisfied, this flag is set.				
D2	Scan Not Satisfied	SN	While executing the SCAN Com- mand, if the FDC cannot find a Sector on the cylinder which meets the condition, then this flag is set.				
Dı	Bad Cylinder	BC	This bit is related to the ND bit, and when the content of C on the medium is different from that stored in the IDR and the content of C is FF, then this flag is set.				
Do	Missing Address Mark in Data Field	MD	When data is read from the medi- um, if the FDC cannot find a Data Address Mark or Deleted Data Address Mark, then this flag is set.				
		STATU	IS REGISTER 3				
D7	Fault	FT	This bit is used to indicate the status of the Fault signal from the FDD.				
D6	Write Protected	WP	This bit is used to indicate the status of the Write Protected signal from the FDD				
D5	Ready	RDY	This bit is used to indicate the status of the Ready signal from the FDD				
D4	Track O	то	This bit is used to indicate the status of the Track 0 signal from the FDD				
D3	Two Side	TS	This bit is used to indicate the status of the Two Side signal from the FDD.				
D <sub>2</sub>	Head Address	HD	This bit is used to indicate the sta- tus of Side Select signal to the FDD.				
Dı	Unit Select 1	US 1	This bit is used to indicate the status of the Unit Select 1 signal to the FDD.				
Do	Unit Select 0	US 0	This bit is used to indicate the status of the Unit Select 0 signal to the FDD.				



## A.C. Testing Input, Output Waveform



# A.C. Testing Load Circuit



# Waveforms





# Waveforms (Continued)







÷ .



.

# Waveforms (Continued)







# Waveforms (Continued)









# **Ordering Information**

Part Number	Operational Clock	Package
UM8272A – 4	4 MHz	40L DIP
UM8272A	8 MHz	40L DIP