

UC3842A, UC3843A, UC2842A, UC2843A

High Performance Current Mode Controllers

The UC3842A, UC3843A series of high performance fixed frequency current mode controllers are specifically designed for off-line and dc-to-dc converter applications offering the designer a cost effective solution with minimal external components. These integrated circuits feature a trimmed oscillator for precise duty cycle control, a temperature compensated reference, high gain error amplifier, current sensing comparator, and a high current totem pole output ideally suited for driving a power MOSFET.

Also included are protective features consisting of input and reference undervoltage lockouts each with hysteresis, cycle-by-cycle current limiting, programmable output deadtime, and a latch for single pulse metering.

These devices are available in an 8-pin dual-in-line plastic package as well as the 14-pin plastic surface mount (SO-14). The SO-14 package has separate power and ground pins for the totem pole output stage.


The UC3842A has UYLO thresholds of 16 V (on) and 10 V (off), ideally suited for off-line converters. The UC3843A is tailored for lower voltage applications having UVLO thresholds of 8.5 V (on) and 7.6 V (off).

- Trimmed Oscillator Discharge Current for Precise Duty Cycle Control
- Current Mode Operation to 500 kHz
- Automatic Feed Forward Compensation
- Latching PWM for Cycle-By-Cycle Current Limiting
- Internally Trimmed Reference with Undervoltage Lockout
- High Current Totem Pole Output
- Undervoltage Lockout with Hysteresis
- Low Startup and Operating Current
- Direct Interface with ON Semiconductor SENSEFET Products



ON Semiconductor™

<http://onsemi.com>



**PDIP-8
N SUFFIX
CASE 626**





**SO-14
D SUFFIX
CASE 751A**



**SO-8
D1 SUFFIX
CASE 751**

PIN CONNECTIONS




ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 1800 of this data sheet.

DEVICE MARKING INFORMATION

See general marking information in the device marking section on page 1801 of this data sheet.

UC3842A, UC3843A, UC2842A, UC2843A



Pin numbers in parenthesis are for the D suffix SO-14 package.

Figure 1. Simplified Block Diagram

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Bias and Driver Voltages (Zero Series Impedance, see also Total Device spec)	V_{CC}, V_C	30	V
Total Power Supply and Zener Current	$(I_{CC} + I_Z)$	30	mA
Output Current, Source or Sink (Note 1)	I_O	1.0	A
Output Energy (Capacitive Load per Cycle)	W	5.0	μJ
Current Sense and Voltage Feedback Inputs	V_{in}	- 0.3 to + 5.5	V
Error Amp Output Sink Current	I_O	10	mA
Power Dissipation and Thermal Characteristics			
D Suffix, Plastic Package			
Maximum Power Dissipation @ $T_A = 25^\circ C$	P_D	862	mW
Thermal Resistance, Junction-to-Air	$R_{\theta JA}$	145	$^\circ C/W$
N Suffix, Plastic Package			
Maximum Power Dissipation @ $T_A = 25^\circ C$	P_D	1.25	W
Thermal Resistance, Junction-to-Air	$R_{\theta JA}$	100	$^\circ C/W$
Operating Junction Temperature	T_J	+ 150	$^\circ C$
Operating Ambient Temperature	T_A	0 to + 70 - 25 to + 85	$^\circ C$
Storage Temperature Range	T_{stg}	- 65 to + 150	$^\circ C$

1. Maximum Package power dissipation limits must be observed.

UC3842A, UC3843A, UC2842A, UC2843A

ELECTRICAL CHARACTERISTICS ($V_{CC} = 15\text{ V}$, [Note 2], $R_T = 10\text{ k}$, $C_T = 3.3\text{ nF}$, $T_A = T_{\text{low}}$ to T_{high} [Note 3], unless otherwise noted.)

Characteristics	Symbol	UC284XA			UC384XA			Unit
		Min	Typ	Max	Min	Typ	Max	

REFERENCE SECTION

Reference Output Voltage ($I_O = 1.0\text{ mA}$, $T_J = 25^\circ\text{C}$)	V_{ref}	4.95	5.0	5.05	4.9	5.0	5.1	V
Line Regulation ($V_{CC} = 12\text{ V to } 25\text{ V}$)	Reg_{line}	–	2.0	20	–	2.0	20	mV
Load Regulation ($I_O = 1.0\text{ mA to } 20\text{ mA}$)	Reg_{load}	–	3.0	25	–	3.0	25	mV
Temperature Stability	T_S	–	0.2	–	–	0.2	–	mV/ $^\circ\text{C}$
Total Output Variation over Line, Load, Temperature	V_{ref}	4.9	–	5.1	4.82	–	5.18	V
Output Noise Voltage ($f = 10\text{ Hz to } 10\text{ kHz}$, $T_J = 25^\circ\text{C}$)	V_n	–	50	–	–	50	–	μV
Long Term Stability ($T_A = 125^\circ\text{C}$ for 1000 Hours)	S	–	5.0	–	–	5.0	–	mV
Output Short Circuit Current	I_{SC}	– 30	– 85	– 180	– 30	– 85	– 180	mA

OSCILLATOR SECTION

Frequency $T_J = 25^\circ\text{C}$ $T_A = T_{\text{low}}$ to T_{high}	f_{osc}	47 46	52 –	57 60	47 46	52 –	57 60	kHz
Frequency Change with Voltage ($V_{CC} = 12\text{ V to } 25\text{ V}$)	$\Delta f_{\text{osc}}/\Delta V$	–	0.2	1.0	–	0.2	1.0	%
Frequency Change with Temperature $T_A = T_{\text{low}}$ to T_{high}	$\Delta f_{\text{osc}}/\Delta T$	–	5.0	–	–	5.0	–	%
Oscillator Voltage Swing (Peak-to-Peak)	V_{osc}	–	1.6	–	–	1.6	–	V
Discharge Current ($V_{\text{osc}} = 2.0\text{ V}$) $T_J = 25^\circ\text{C}$ $T_A = T_{\text{low}}$ to T_{high}	I_{dischg}	7.5 7.2	8.4 –	9.3 9.5	7.5 7.2	8.4 –	9.3 9.5	mA

ERROR AMPLIFIER SECTION

Voltage Feedback Input ($V_O = 2.5\text{ V}$)	V_{FB}	2.45	2.5	2.55	2.42	2.5	2.58	V
Input Bias Current ($V_{\text{FB}} = 2.7\text{ V}$)	I_{IB}	–	–0.1	–1.0	–	–0.1	–2.0	μA
Open Loop Voltage Gain ($V_O = 2.0\text{ V to } 4.0\text{ V}$)	A_{VOL}	65	90	–	65	90	–	dB
Unity Gain Bandwidth ($T_J = 25^\circ\text{C}$)	BW	0.7	1.0	–	0.7	1.0	–	MHz
Power Supply Rejection Ratio ($V_{CC} = 12\text{ V to } 25\text{ V}$)	PSRR	60	70	–	60	70	–	dB
Output Current Sink ($V_O = 1.1\text{ V}$, $V_{\text{FB}} = 2.7\text{ V}$) Source ($V_O = 5.0\text{ V}$, $V_{\text{FB}} = 2.3\text{ V}$)	I_{Sink} I_{Source}	2.0 –0.5	12 –1.0	– –	2.0 –0.5	12 –1.0	– –	mA
Output Voltage Swing High State ($R_L = 15\text{ k to ground}$, $V_{\text{FB}} = 2.3\text{ V}$) Low State ($R_L = 15\text{ k to } V_{\text{ref}}$, $V_{\text{FB}} = 2.7\text{ V}$)	V_{OH} V_{OL}	5.0 –	6.2 0.8	– 1.1	5.0 –	6.2 0.8	– 1.1	V

- Adjust V_{CC} above the Startup threshold before setting to 15 V.
- Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
 $T_{\text{low}} = 0^\circ\text{C}$ for UC3842A, UC3843A $T_{\text{high}} = +70^\circ\text{C}$ for UC3842A, UC3843A
 -25°C for UC2842A, UC2843A $+85^\circ\text{C}$ for UC2842A, UC2843A

UC3842A, UC3843A, UC2842A, UC2843A

ELECTRICAL CHARACTERISTICS ($V_{CC} = 15\text{ V}$, [Note 4], $R_T = 10\text{ k}$, $C_T = 3.3\text{ nF}$, $T_A = T_{low}$ to T_{high} [Note 5], unless otherwise noted.)

Characteristics	Symbol	UC284XA			UC384XA			Unit
		Min	Typ	Max	Min	Typ	Max	

CURRENT SENSE SECTION

Current Sense Input Voltage Gain (Notes 6 & 7)	A_V	2.85	3.0	3.15	2.85	3.0	3.15	V/V
Maximum Current Sense Input Threshold (Note 6)	V_{th}	0.9	1.0	1.1	0.9	1.0	1.1	V
Power Supply Rejection Ratio $V_{CC} = 12$ to 25 V (Note 6)	PSRR	–	70	–	–	70	–	dB
Input Bias Current	I_{IB}	–	–2.0	–10	–	–2.0	–10	μA
Propagation Delay (Current Sense Input to Output)	$t_{PLH(in/out)}$	–	150	300	–	150	300	ns

OUTPUT SECTION

Output Voltage Low State ($I_{Sink} = 20\text{ mA}$) ($I_{Sink} = 200\text{ mA}$)	V_{OL}	– –	0.1 1.6	0.4 2.2	– –	0.1 1.6	0.4 2.2	V
High State ($I_{Sink} = 20\text{ mA}$) ($I_{Sink} = 200\text{ mA}$)	V_{OH}	13 12	13.5 13.4	– –	13 12	13.5 13.4	– –	
Output Voltage with UVLO Activated $V_{CC} = 6.0\text{ V}$, $I_{Sink} = 1.0\text{ mA}$	$V_{OL(UVLO)}$	–	0.1	1.1	–	0.1	1.1	V
Output Voltage Rise Time ($C_L = 1.0\text{ nF}$, $T_J = 25^\circ\text{C}$)	t_r	–	50	150	–	50	150	ns
Output Voltage Fall Time ($C_L = 1.0\text{ nF}$, $T_J = 25^\circ\text{C}$)	t_f	–	50	150	–	50	150	ns

UNDERVOLTAGE LOCKOUT SECTION

Startup Threshold UCX842A UCX843A	V_{th}	15 7.8	16 8.4	17 9.0	14.5 7.8	16 8.4	17.5 9.0	V
Minimum Operating Voltage After Turn-On UCX842A UCX843A	$V_{CC(min)}$	9.0 7.0	10 7.6	11 8.2	8.5 7.0	10 7.6	11.5 8.2	V

PWM SECTION

Duty Cycle Maximum Minimum	DC_{max} DC_{min}	94 –	96 –	– 0	94 –	96 –	– 0	%
----------------------------------	--------------------------	---------	---------	--------	---------	---------	--------	---

TOTAL DEVICE

Power Supply Current (Note 4) Startup: ($V_{CC} = 6.5\text{ V}$ for UCX843A, 14 V for UCX842A) Operating	I_{CC}	– –	0.5 12	1.0 17	– –	0.5 12	1.0 17	mA
Power Supply Zener Voltage ($I_{CC} = 25\text{ mA}$)	V_Z	30	36	–	30	36	–	V

- Adjust V_{CC} above the Startup threshold before setting to 15 V.
- Low duty cycle pulse techniques are used during test to maintain junction temperature as close to ambient as possible.
 $T_{low} = 0^\circ\text{C}$ for UC3842A, UC3843A $T_{high} = +70^\circ\text{C}$ for UC3842A, UC3843A
 -25°C for UC2842A, UC2843A $+85^\circ\text{C}$ for UC2842A, UC2843A
- This parameter is measured at the latch trip point with $V_{FB} = 0\text{ V}$.
- Comparator gain is defined as: $A_V \frac{\Delta V \text{ Output Compensation}}{\Delta V \text{ Current Sense Input}}$




Figure 2. Timing Resistor versus Oscillator Frequency




Figure 3. Output Deadtime versus Oscillator Frequency




Figure 4. Oscillator Discharge Current versus Temperature




Figure 5. Maximum Output Duty Cycle versus Timing Resistor




Figure 6. Error Amp Small Signal Transient Response




Figure 7. Error Amp Large Signal Transient Response




Figure 8. Error Amp Open Loop Gain and Phase versus Frequency




Figure 9. Current Sense Input Threshold versus Error Amp Output Voltage




Figure 10. Reference Voltage Change versus Source Current




Figure 11. Reference Short Circuit Current versus Temperature




Figure 12. Reference Load Regulation




Figure 13. Reference Line Regulation

UC3842A, UC3843A, UC2842A, UC2843A




Figure 14. Output Saturation Voltage versus Load Current




Figure 15. Output Waveform




Figure 16. Output Cross Conduction




Figure 17. Supply Current versus Supply Voltage

UC3842A, UC3843A, UC2842A, UC2843A




Figure 18. Representative Block Diagram




Figure 19. Timing Diagram

OPERATING DESCRIPTION

The UC3842A, UC3843A series are high performance, fixed frequency, current mode controllers. They are specifically designed for Off-Line and dc-to-dc converter applications offering the designer a cost effective solution with minimal external components. A representative block diagram is shown in Figure 18.

Oscillator

The oscillator frequency is programmed by the values selected for the timing components R_T and C_T . Capacitor C_T is charged from the 5.0 V reference through resistor R_T to approximately 2.8 V and discharged to 1.2 V by an internal current sink. During the discharge of C_T , the oscillator generates an internal blanking pulse that holds the center input of the NOR gate high. This causes the Output to be in a low state, thus producing a controlled amount of output deadtime. Figure 2 shows R_T versus Oscillator Frequency and Figure 3, Output Deadtime versus Frequency, both for given values of C_T . Note that many values of R_T and C_T will give the same oscillator frequency but only one combination will yield a specific output deadtime at a given frequency. The oscillator thresholds are temperature compensated, and the discharge current is trimmed and guaranteed to within $\pm 10\%$ at $T_J = 25^\circ\text{C}$. These internal circuit refinements minimize variations of oscillator frequency and maximum output duty cycle. The results are shown in Figures 4 and 5.

In many noise sensitive applications it may be desirable to frequency-lock the converter to an external system clock. This can be accomplished by applying a clock signal to the circuit shown in Figure 21. For reliable locking, the free-running oscillator frequency should be set about 10% less than the clock frequency. A method for multi unit synchronization is shown in Figure 22. By tailoring the clock waveform, accurate Output duty cycle clamping can be achieved.

Error Amplifier

A fully compensated Error Amplifier with access to the inverting input and output is provided. It features a typical dc voltage gain of 90 dB, and a unity gain bandwidth of 1.0 MHz with 57 degrees of phase margin (Figure 8). The noninverting input is internally biased at 2.5 V and is not pinned out. The converter output voltage is typically divided down and monitored by the inverting input. The maximum input bias current is $-2.0 \mu\text{A}$ which can cause an output voltage error that is equal to the product of the input bias current and the equivalent input divider resistance.

The Error Amp Output (Pin 1) is provided for external loop compensation (Figure 31). The output voltage is offset by two diode drops ($\approx 1.4 \text{ V}$) and divided by three before it connects to the inverting input of the Current Sense Comparator. This guarantees that no drive pulses appear at the Output (Pin 6) when Pin 1 is at its lowest state (V_{OL}). This occurs when the power supply is operating and the load

is removed, or at the beginning of a soft-start interval (Figures 24, 25). The Error Amp minimum feedback resistance is limited by the amplifier's source current (0.5 mA) and the required output voltage (V_{OH}) to reach the comparator's 1.0 V clamp level:

$$R_{f(\min)} \approx \frac{3.0 (1.0 \text{ V}) + 1.4 \text{ V}}{0.5 \text{ mA}} = 8800 \Omega$$

Current Sense Comparator and PWM Latch

The UC3842A, UC3843A operate as a current mode controller, whereby output switch conduction is initiated by the oscillator and terminated when the peak inductor current reaches the threshold level established by the Error Amplifier Output/Compensation (Pin 1). Thus the error signal controls the peak inductor current on a cycle-by-cycle basis. The current Sense Comparator PWM Latch configuration used ensures that only a single pulse appears at the Output during any given oscillator cycle. The inductor current is converted to a voltage by inserting the ground referenced sense resistor R_S in series with the source of output switch Q1. This voltage is monitored by the Current Sense Input (Pin 3) and compared a level derived from the Error Amp Output. The peak inductor current under normal operating conditions is controlled by the voltage at pin 1 where:

$$I_{pk} = \frac{V_{(\text{Pin } 1)} - 1.4 \text{ V}}{3 R_S}$$

Abnormal operating conditions occur when the power supply output is overloaded or if output voltage sensing is lost. Under these conditions, the Current Sense Comparator threshold will be internally clamped to 1.0 V. Therefore the maximum peak switch current is:

$$I_{pk(\max)} = \frac{1.0 \text{ V}}{R_S}$$

When designing a high power switching regulator it becomes desirable to reduce the internal clamp voltage in order to keep the power dissipation of R_S to a reasonable level. A simple method to adjust this voltage is shown in Figure 23. The two external diodes are used to compensate the internal diodes yielding a constant clamp voltage over temperature. Erratic operation due to noise pickup can result if there is an excessive reduction of the $I_{pk(\max)}$ clamp voltage.

A narrow spike on the leading edge of the current waveform can usually be observed and may cause the power supply to exhibit an instability when the output is lightly loaded. This spike is due to the power transformer interwinding capacitance and output rectifier recovery time. The addition of an RC filter on the Current Sense Input with a time constant that approximates the spike duration will usually eliminate the instability; refer to Figure 27.

PIN FUNCTION DESCRIPTION

Pin		Function	Description
8-Pin	14-Pin		
1	1	Compensation	This pin is Error Amplifier output and is made available for loop compensation.
2	3	Voltage Feedback	This is the inverting input of the Error Amplifier. It is normally connected to the switching power supply output through a resistor divider.
3	5	Current Sense	A voltage proportional to inductor current is connected to this input. The PWM uses this information to terminate the output switch conduction.
4	7	R_T/C_T	The Oscillator frequency and maximum Output duty cycle are programmed by connecting resistor R_T to V_{ref} and capacitor C_T to ground. Operation to 500 kHz is possible.
5	–	Gnd	This pin is the combined control circuitry and power ground (8-pin package only).
6	10	Output	This output directly drives the gate of a power MOSFET. Peak currents up to 1.0 A are sourced and sunk by this pin.
7	12	V_{CC}	This pin is the positive supply of the control IC.
8	14	V_{ref}	This is the reference output. It provides charging current for capacitor C_T through resistor R_T .
–	8	Power Ground	This pin is a separate power ground return (14-pin package only) that is connected back to the power source. It is used to reduce the effects of switching transient noise on the control circuitry.
–	11	V_C	The Output high state (V_{OH}) is set by the voltage applied to this pin (14-pin package only). With a separate power source connection, it can reduce the effects of switching transient noise on the control circuitry.
–	9	Gnd	This pin is the control circuitry ground return (14-pin package only) and is connected back to the power source ground.
–	2,4,6,13	NC	No connection (14-pin package only). These pins are not internally connected.

Undervoltage Lockout

Two undervoltage lockout comparators have been incorporated to guarantee that the IC is fully functional before the output stage is enabled. The positive power supply terminal (V_{CC}) and the reference output (V_{ref}) are each monitored by separate comparators. Each has built-in hysteresis to prevent erratic output behavior as their respective thresholds are crossed. The V_{CC} comparator upper and lower thresholds are 16 V/10 V for the UCX842A, and 8.4 V/7.6 V for the UCX843A. The V_{ref} comparator upper and lower thresholds are 3.6V/3.4 V. The large hysteresis and low startup current of the UCX842A makes it ideally suited in off-line converter applications where efficient bootstrap startup techniques are required (Figure 34). The UCX843A is intended for lower voltage dc to dc converter applications. A 36 V zener is connected as a shunt regulator from V_{CC} to ground. Its purpose is to protect the IC from excessive voltage that can occur during system startup. The minimum operating voltage for the UCX842A is 11 V and 8.2 V for the UCX843A.

Output

These devices contain a single totem pole output stage that was specifically designed for direct drive of power MOSFETs. It is capable of up to ± 1.0 A peak drive current

and has a typical rise and fall time of 50 ns with a 1.0 nF load. Additional internal circuitry has been added to keep the Output in a sinking mode whenever an undervoltage lockout is active. This characteristic eliminates the need for an external pull-down resistor.

The SO-14 surface mount package provides separate pins for V_C (output supply) and Power Ground. Proper implementation will significantly reduce the level of switching transient noise imposed on the control circuitry. This becomes particularly useful when reducing the $I_{pk(max)}$ clamp level. The separate V_C supply input allows the designer added flexibility in tailoring the drive voltage independent of V_{CC} . A zener clamp is typically connected to this input when driving power MOSFETs in systems where V_{CC} is greater than 20 V. Figure 26 shows proper power and control ground connections in a current sensing power MOSFET application.

Reference

The 5.0 V bandgap reference is trimmed to $\pm 1.0\%$ tolerance at $T_J = 25^\circ\text{C}$ on the UC284XA, and $\pm 2.0\%$ on the UC384XA. Its primary purpose is to supply charging current to the oscillator timing capacitor. The reference has short circuit protection and is capable of providing in excess of 20 mA for powering additional control system circuitry.

DESIGN CONSIDERATIONS

Do not attempt to construct the converter on wire-wrap or plug-in prototype boards. High Frequency circuit layout techniques are imperative to prevent pulsewidth jitter. This is usually caused by excessive noise pick-up imposed on the Current Sense or Voltage Feedback inputs. Noise immunity can be improved by lowering circuit impedances at these points. The printed circuit layout should contain a ground plane with low-current signal and high-current switch and output grounds returning on separate paths back to the input filter capacitor. Ceramic bypass capacitors (0.1 μF) connected directly to V_{CC} , V_C , and V_{ref} may be required depending upon circuit layout. This provides a low impedance path for filtering the high frequency noise. All high current loops should be kept as short as possible using heavy copper runs to minimize radiated EMI. The Error Amp compensation circuitry and the converter output voltage divider should be located close to the IC and as far as possible from the power switch and other noise generating components.

Current mode converters can exhibit subharmonic oscillations when operating at a duty cycle greater than 50% with continuous inductor current. This instability is independent of the regulators closed-loop characteristics and is caused by the simultaneous operating conditions of fixed frequency and peak current detecting. Figure 20A shows the phenomenon graphically. At t_0 , switch conduction begins, causing the inductor current to rise at a slope of m_1 . This slope is a function of the input voltage divided by the inductance. At t_1 , the Current Sense Input reaches the threshold established by the control voltage. This causes the switch to turn off and the current to decay at a slope of m_2 until the next oscillator cycle. The unstable condition can be shown if a perturbation is added to the control voltage, resulting in a small ΔI (dashed line). With a fixed oscillator period, the current decay time is reduced, and the minimum current at switch turn-on (t_2) is increased by $\Delta I + \Delta I \frac{m_2}{m_1}$. The minimum current at the next cycle

(t_3) decreases to $(\Delta I + \Delta I \frac{m_2}{m_1}) (\frac{m_2}{m_1})$. This perturbation is multiplied by m_2/m_1 on each succeeding cycle, alternately increasing and decreasing the inductor current at switch turn-on. Several oscillator cycles may be required before the inductor current reaches zero causing the process to commence again. If m_2/m_1 is greater than 1, the converter will be unstable. Figure 20B shows that by adding an artificial ramp that is synchronized with the PWM clock to the control voltage, the ΔI perturbation will decrease to zero on succeeding cycles. This compensation ramp (m_3) must have a slope equal to or slightly greater than $m_2/2$ for stability. With $m_2/2$ slope compensation, the average inductor current follows the control voltage yielding true current mode operation. The compensating ramp can be derived from the oscillator and added to either the Voltage Feedback or Current Sense inputs (Figure 33).






Figure 20. Continuous Current Waveforms




The diode clamp is required if the Sync amplitude is large enough to cause the bottom side of C_T to go more than 300 mV below ground.

Figure 21. External Clock Synchronization



$$f = \frac{1.44}{(R_A + 2R_B)C} \quad D_{max} = \frac{R_B}{R_A + 2R_B}$$

Figure 22. External Duty Cycle Clamp and Multi Unit Synchronization



$$V_{Clamp} = \frac{1.67}{\left(\frac{R_2}{R_1} + 1\right)} + 0.33 \times 10^{-3} \left(\frac{R_1 R_2}{R_1 + R_2}\right) \quad I_{pk(max)} = \frac{V_{Clamp}}{R_S}$$

Where: $0 \leq V_{Clamp} \leq 1.0 \text{ V}$

Figure 23. Adjustable Reduction of Clamp Level




Figure 24. Soft-Start Circuit






Figure 25. Adjustable Buffered Reduction of Clamp Level with Soft-Start




Virtually lossless current sensing can be achieved with the implementation of a SENSEFET power switch. For proper operation during over current conditions, a reduction of the $I_{pk(max)}$ clamp level must be implemented. Refer to Figures 23 and 25.

Figure 26. Current Sensing Power MOSFET




The addition of the RC filter will eliminate instability caused by the leading edge spike on the current waveform.

Figure 27. Current Waveform Spike Suppression



Series gate resistor R_g will damp any high frequency parasitic oscillations caused by the MOSFET input capacitance and any series wiring inductance in the gate-source circuit.

Figure 28. MOSFET Parasitic Oscillations



The totem-pole output can furnish negative base current for enhanced transistor turn-off, with the addition of capacitor C_1 .

Figure 29. Bipolar Transistor Drive






Figure 30. Isolated MOSFET Drive




The MCR101 SCR must be selected for a holding of less than 0.5 mA at $T_{A(min)}$. The simple two transistor circuit can be used in place of the SCR as shown. All resistors are 10 k.

Figure 31. Latched Shutdown



Error Amp compensation circuit for stabilizing any current-mode topology except for boost and flyback converters operating with continuous inductor current.




Error Amp compensation circuit for stabilizing current-mode boost and flyback topologies operating with continuous inductor current.

Figure 32. Error Amplifier Compensation


UC3842A, UC3843A, UC2842A, UC2843A

MARKING DIAGRAMS


PDIP-8
N SUFFIX
CASE 626



SO-14
D SUFFIX
CASE 751A



SO-8
D1 SUFFIX
CASE 751



x = 2 or 3
A = Assembly Location
WL, L = Wafer Lot
YY, Y = Year
WW, W = Work Week