

Connection Diagram




Figure 1. 16-Lead Narrow SOIC package (Top View)

Pin Functions

Pin Descriptions

Pin	Name	Description	Application Information
1, 2, 15, 16	SW	Drain	Internal power MOSFET drain pin
3, 7, 14	NC	No Connection	No connection pin
4	ZCD	Zero crossing detection input	The pin senses the voltage of the auxiliary winding for zero current detection.
5, 12	GND	Ground	Circuit ground.
6	VIN	Power supply Input	This pin provides power to the internal control
8	COMP	Compensation network	Output of the error amplifier. Connect a capacitor from this pin to ground to set the frequency response of the LED current regulation loop.
9	DLY	Delay control input	Connect a resistor from this pin to ground to set the delay between switching ON and OFF periods.
10	MODE2	Mode selection input 2	Select operating mode for isolated or non-isolated mode.
11	MODE1	Mode selection input 1	Select operating mode for peak current mode or constant ON time.
13	ISNS	Current sense voltage feedback	Switch current sensing input.



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings ⁽¹⁾

SW to GND	-0.3V to 600V
VCC to GND	-0.3V to 40V
DLY, COMP, ZCD to GND	-0.3V to 7V
ISNS to GND	-0.3V to 7V
MODE1 to GND	-0.3V to 7V
MODE2 to GND	-0.3V to 7V
SW FET Drain Current:	
Peak	1.2A
Continuous	Limited by T _{J-MAX}
Continuous Power Dissipation	Internally Limited
ESD Susceptibility:	
HBM ⁽²⁾	±2 kV
Storage Temperature Range	-65°C to +150°C
Junction Temperature (T _{J-MAX})	+125°C
Maximum Lead Temperature (Solder and Reflow)	260°C

- (1) Absolute maximum ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is intended to be functional, but device parameter specifications may not be guaranteed. For guaranteed specifications and test conditions, see the Electrical Characteristics. All voltages are with respect to the potential at the GND pin, unless otherwise specified.
- (2) Human Body Model, applicable std. JESD22-A114-C.

Operating Conditions

Supply Voltage range VCC	13V to 36V
Junction Temperature (T _J)	-40°C to +125°C
Thermal Resistance (θ _{JA}) ⁽¹⁾	95°C/W

- (1) This R_{θJA} typical value determined using JEDEC specifications JESD51-1 to JESD51-11. However junction-to-ambient thermal resistance is highly boardlayout dependent. In applications where high maximum power dissipation exists, special care must be paid to thermal dissipation issues during board design. In high-power dissipation applications, the maximum ambient temperature may have to be derated. Maximum ambient temperature (T_{A-MAX}) is dependent on the maximum operating junction temperature (T_{J-MAX-OP} = 125°C), the maximum power dissipation of the device in the application (P_{D-MAX}), and the junction-to ambient thermal resistance of the part/package in the application (R_{θJA}), as given by the following equation: T_{A-MAX} = T_{J-MAX-OP} – (R_{θJA} × P_{D-MAX}).

Electrical Characteristics

$V_{CC} = 18V$ unless otherwise indicated. Typical and limits appearing in plain type apply for $T_A = T_J = +25^\circ C$. Limits appearing in **boldface** type apply over the full Operating Temperature Range. Data sheet minimum and maximum specification limits are guaranteed by design, test or statistical analysis.

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Units
SUPPLY VOLTAGE INPUT (VCC)						
$V_{CC-UVLO}$	VCC Turn on threshold		23.4 / 23	25.6	27.8 / 29	V
	VCC Turn off threshold		11.1 / 10.4	13	14.7 / 15.7	V
	Hysteresis			12.6		
$I_{STARTUP}$	Startup Current	$V_{CC} = V_{CC-UVLO} - 3.0V$	10	12.5	14.75	μA
I_{VCC}	Operating supply current	Not switching	0.9	1.2	1.5	mA
		65kHz switching		2		mA
ZERO CROSS DETECT (ZCD)						
I_{ZCD}	ZCD bias current	$V_{ZCD} = 5V$		0.1	1	μA
$V_{ZCD-OVP}$	ZCD over-voltage threshold		4.1	4.3	4.5	V
T_{OVP}	Over voltage de-bounce time			3		cycle
$V_{ZCD-ARM}$	ZCD Arming threshold	$V_{ZCD} = \text{Increasing}$	1.16	1.24	1.3	V
$V_{ZCD-TRIG}$	ZCD Trigger threshold	$V_{ZCD} = \text{Decreasing}$	0.48	0.6	0.77	V
$V_{ZCD-HYS}$	ZCD Hysteresis	$V_{ZCD-ARM} - V_{ZCD-TRIG}$		0.64		V
COMPENSATION (COMP)						
$I_{COMP-SOURCE}$	Internal reference current for primary side current regulation	$V_{COMP} = 2.0V, V_{ISNS} = 0V$, Measure at COMP pin		27		μA
g_{mISNS}	ISNS error amp trans-conductance	ΔV_{ISNS} to ΔI_{COMP} @ $V_{COMP} = 2.0V$		100		μmho
V_{COMP}	COMP operating range		2.0		3.5	V
DELAY CONTROL (DLY)						
V_{DLY}	DLY pin internal reference voltage		1.21	1.23	1.26	V
$I_{DLY-MAX}$	DLY source current	$V_{DLY} = 0V$	250			μA
CURRENT SENSE (ISNS)						
$V_{ISNS-OCF}$	Over Current Detection Threshold	Non isolation mode	0.56	0.61	0.68	V
$V_{ISNS-OCF}$	Over Current Detection Threshold	Isolation mode	3.2	3.4	3.6	V
I_{ISNS}	Current Sense Bias Current	$V_{ISNS} = 5V$	-1		1	μA
T_{OCP}	Over current Detection Propagation Delay	$R_{SNS} = 1K$, Measure ISNS pin pulse width with $V_{SW} = 6V$		210		ns
OUTPUT MOSFET (SW FET)						
V_{BVDS}	SW to ISNS breakdown voltage		600	660		V

(1) Typical numbers are at $25^\circ C$ and represent the most likely norm.

Electrical Characteristics (continued)







$V_{CC} = 18V$ unless otherwise indicated. Typicals and limits appearing in plain type apply for $T_A = T_J = +25^{\circ}C$. Limits appearing in **boldface** type apply over the full Operating Temperature Range. Data sheet minimum and maximum specification limits are guaranteed by design, test or statistical analysis.

Symbol	Parameter	Conditions	Min	Typ ⁽¹⁾	Max	Units
I_{DS}	SW to ISNS leakage current ⁽²⁾	$V_{SW} - V_{ISNS} = 600V$			1.35	μA
R_{DS}	SW to ISNS switch on resistance			3.75		Ω
T_{ON-MIN}	Minimum ON time		330	540	900	ns
T_{ON-MAX}	Maximum ON time		28	44	58	μs
$T_{OFF-MIN}$	Minimum OFF time		1.04	1.5	1.93	μs
$T_{OFF-MAX}$	Maximum OFF time	$R_{SNS} = 1K$, Measure ISNS pull-down period with $V_{SW} = 6V$ and $V_{ZCD} = 0V$	50	70	94	μs
THERMAL SHUTDOWN						
TSD	Thermal shutdown temperature	⁽³⁾		165		$^{\circ}C$
	Thermal Shutdown hysteresis			20		$^{\circ}C$

- (2) High voltage devices such as the TPS92311 are susceptible to increased leakage currents when exposed to high humidity and high pressure operating environments. Users of this device are cautioned to satisfy themselves as to the suitability of this product in the intended end application and take any necessary precautions (e.g. system level HAST/HALT testing, conformal coating, potting, etc.) to ensure proper device operation.
- (3) Internal thermal shutdown circuitry protects the device from permanent damage. Thermal shutdown engages at $T_J = 165^{\circ}C$ (typ.) and disengages at $T_J = 145^{\circ}C$ (typ.).






Typical Performance Characteristics

All curves taken at $V_{CC}=18V$ with configuration in typical application for driving seven power LEDs with $I_{LED}=350mA$ shown in this datasheet. $T_A=25^\circ C$, unless otherwise specified.



Typical Performance Characteristics (continued)

All curves taken at $V_{CC}=18V$ with configuration in typical application for driving seven power LEDs with $I_{LED}=350mA$ shown in this datasheet. $T_A=25^{\circ}C$, unless otherwise specified.



Simplified Internal Block Diagram




Figure 2. Simplified Block Diagram

Application Information

The TPS92311 is an off-line converter specifically designed to drive LEDs. This device operates in Critical Conduction Mode (CRM) with adaptive Constant ON-Time control, so that high power factor can be achieved naturally. The TPS92311 can be configured as an isolated or non-isolated off-line converter. Please refer to TPS92311 typical schematic Figure 1, on the front page, in the following discussion. The TPS9231 flyback converter consists of a transformer which includes three windings L_P , L_S and L_{AUX} , an internal MOSFET Q_1 and inductor current sensing resistor R_{ISNS} . Secondary side components are secondary side transformer winding L_S , output diode D_3 , and output capacitor C_{OUT} . An auxiliary winding is required, and serves two functions. Auxiliary power is developed from the winding to power the TPS92311 after start-up, and detect the zero crossing point due to the end of a complete switching cycle. During the on-period, Q_1 is turned on, and current flows through L_P , Q_1 and R_{ISNS} to ground, input energy is stored in the primary inductor L_P . Simultaneously, the I_{SNS} pin of the device monitors the voltage of the current sensing resistor R_{ISNS} to perform the cycle-by-cycle inductor current limit function. During the time MOSFET Q_1 is off, current flow in L_P ceases and the energy stored during the on cycle is released to output and auxiliary circuits. During Q_1 off-time current in the secondary winding L_S charges the output capacitor C_{OUT} through D_3 and supplies the LED load. During Q_1 on-time, C_{OUT} is responsible to supply load current to LED load during subsequent on-period. Also during Q_1 off-time current is delivered to the auxiliary winding through D_2 and powers the TPS92311. The voltage across L_{AUX} , V_{LAUX} is fed back to the ZCD pin through a resistor divider network formed by R_2 and R_3 to perform zero crossing detection of V_{LAUX} , which determines the end of the off-period of a switching cycle. The next on period of a new cycle will be initiated after an inserted delay of $2 \times t_{DLY}$. The t_{DLY} is programmable by a single resistor connecting the DLY pin and ground. The setting of the delay time, t_{DLY} will be described in a separate paragraph. During steady state operation, the duration of the on-period t_{ON} can be determined with two different modes: the Constant On-Time (COT) mode and the Peak Current Mode (PCM), which are configured by setting the MODE1 and MODE2 pins. For the COT mode, t_{ON} is generated by comparing an internal generated saw-tooth waveform with the voltage on the COMP

pin (V_{COMP}). Since V_{COMP} is slow varying, t_{ON} is nearly constant within an AC line cycle. For the PCM, the on-period is terminated when the voltage of the ISNS pin (V_{ISNS}) reaches a threshold determined by V_{COMP} . Since the instantaneous input voltage (AC voltage) varies, t_{ON} varies accordingly within an AC line cycle. The duration of the off-period (t_{OFF}) is determined by the rate of discharging of the secondary current through the transformer. Also,

$$I_{LS-PEAK} = n \times I_{LP-PEAK} \tag{1}$$

where n is the turn ratio of L_P and L_S . Figure 3 shows the typical waveforms in normal operation.




Figure 3. Primary and Secondary Side Current Waveforms

Startup Bias and UVLO

During startup, the TPS92311 is powered from the AC line through R_1 and D_1 (Figure 1). In the startup state, most of the internal circuits of the TPS92311 are shut down in order to minimize internal quiescent current. When V_{CC} reaches the rising threshold of the $V_{CC-UVLO}$ (typically 25.6V), the TPS92311 is operating in a low switching frequency mode, where t_{ON} and t_{OFF} are fixed to 1.5 μ s and 72 μ s. When $V_{ZCD-PEAK}$ is higher than $V_{ZCD-ARM}$, the TPS92311 enters normal operation.




Figure 4. Start up Bias Waveforms

Mode Decoder

The TPS92311 is capable of operating in two control modes as an isolated topology, Peak Current Mode (PCM) or Constant On-Time (COT). The TPS92311 can also be configured in a non-isolated topology using COT operation. Depending on system requirements, the designer will chose between the two modes of operation. COT mode gives a high power factor, PCM can achieve a lower output current ripple. COT mode using a non-isolated topology can achieve a higher efficiency and good load regulation. The above modes can be selected by setting the MODE1 and MODE2 pins according to [Table 1](#).

Table 1. MODE Configuration

MODE1	MODE2	Mode of operation
OPEN	OPEN	COT mode using isolated topology
GND	OPEN	PCM using isolated topology
OPEN	GND	COT mode using non-isolated topology
GND	GND	Reserved

Zero Crossing Detection

To minimized the switching loss of the internal power MOSFET, a zero crossing detection circuit is embedded in the TPS92311. V_{LAUX} is AC voltage coupled from V_{SW} by means of the transformer, with the lower part of the waveform clipped by D_{ZCD} . V_{LAUX} is fed back to the ZCD pin to detect a zero crossing point through a resistor divider network which consists of R_2 and R_3 . The next turn on time of Q_1 is selected V_{SW} is the minimum, an instant corresponding to a small delay after the zero crossing occurs. (Figure 5) The actual delay time depends on the drain capacitance of the Q_1 and the primary inductance of the transformer (L_P). Such delay time is set by a single external resistor as described in Delay Setting section.

During the off-period at steady state, V_{ZCD} reaches its maximum $V_{ZCD-PEAK}$ (Figure 3, which is scalable by the turn ratio of the transformer and the resistor divider network R_2 and R_3 . It is recommended that $V_{ZCD-PEAK}$ is set to 3V during normal operation.




Figure 5. Switching Node Waveforms

Delay Time Setting

In order to reduce EMI and switching loss, the TPS92311 inserts a delay between the off-period and the on-period. The delay time is set by a single resistor which connects across the DLY pin and ground, and their relationship is shown in Figure 6. The optimal delay time depends on the resonance frequency between L_P and the drain to source capacitance of Q_1 (C_{DS}). Circuit designers should optimize the delay time according to the following equation.

$$f_{SW} = \frac{1}{2\pi\sqrt{L_P C_{DS}}} \quad (2)$$

$$t_{DLY} = \frac{\pi\sqrt{L_P C_{DS}}}{2} \quad (3)$$

After determining the delay time, t_{DLY} can be implemented by setting R_{DLY} according to the following equation:

$$R_{DLY} = K_{DLY} (t_{DLY} - 105ns) \quad (4)$$

where $K_{DLY} = 32M\Omega/ns$ is a constant.




Figure 6. Delay Time Setting

Protection Features

OUTPUT OPEN CIRCUIT PROTECTION

If the LED string is disconnected from the output of the TPS92311, the output voltage (V_{LED}) increases and thus $V_{ZCD-PEAK}$ increases. When $V_{ZCD-PEAK}$ is greater than $V_{ZCD-OVP}$ for 3 continuous switching cycles, the Over Voltage Protection (OVP) feature is triggered. Switching of Q_1 is stopped, and V_{CC} decreases until it drops below the falling threshold of $V_{CC-UVLO}$, the TPS92311 restarts, and re-enters into startup state (Figure 8).

OUTPUT SHORT CIRCUIT PROTECTION

If the LED string is shorted, $V_{ZCD-PEAK}$ drops, and as $V_{ZCD-PEAK}$ drops below $V_{ZCD-TRIG}$, the TPS92311 will enter low switching frequency operation. During low switching frequency operation, power supplied from L_{AUX} to V_{CC} is not enough to maintain V_{CC} . If the short remains V_{CC} will drop below the falling threshold of $V_{CC-UVLO}$, the TPS92311 will attempt to restart at this time (Figure 7). When the short is removed the TPS92311 will restore to steady state operation.




Figure 7. Output Short Circuit waveforms

OVER CURRENT PROTECTION

Over Current Protection (OCP) limits the drain current of internal MOSFET and prevents inductor / transformer saturation. When V_{ISNS} reaches a threshold, the OCP is triggered and the internal MOSFET will turn off immediately. The threshold is typically 3.4V and 0.64V when the TPS92311 is using an isolated topology and a non-isolated topology respectively.

THERMAL PROTECTION

Thermal protection is implemented by an internal thermal shutdown circuit, which activates at 160°C (typically). In this case, the internal switching power MOSFET will turn off. Capacitor C_{VCC} will discharge until UVLO. When the junction temperature of the TPS92311 falls back below 130°C, the TPS92311 resumes normal operation.




Figure 8. Auto Restart Operation

Design Example

The following design example illustrates the procedures to calculate the external component values for the TPS92311 isolated single stage fly-back LED driver with PFC.

Design Specifications:

Input voltage range, $V_{AC_RMS} = 85VAC - 132VAC$

Nominal input voltage, $V_{AC_RMS(NOM)} = 110VAC$

Number of LED in serial =7

LED current, $I_{LED} = 350mA$

Forward voltage drop of single LED = 3.0V

Forward voltage of LED stack, $V_{LED} = 21V$

Key operating Parameters:

Converter minimum switching frequency, $f_{SW} = 75kHz$

Output rectifier maximum reverse voltage, $V_{D3(MAX)} = 100V$

Power MOSFET rating, $V_{Q1(MAX)} = 600V$ (3.75Ω)

Power MOSFET Output Capacitance, $C_{DS} = 37pF$ (estimated)

Nominal output power, $P_{OUT} = 8W$

START UP BIAS RESISTOR

During start up, the V_{CC} will be powered by the rectified line voltage through external resistor, R_1 . The V_{CC} start up current, $I_{VCC(SU)}$ must set in the range $I_{VCC(MIN)} > I_{VCC(SU)} > I_{STARTUP(MAX)}$ to ensure proper restart operation during OVP fault. In this example, a value of 0.55mA is suggested. The resistance of R_1 can be calculated by dividing the nominal input voltage in RMS by the start up current suggested.

So, $R_1 = 110V/0.55mA = 200K\Omega$ is recommended.

TRANSFORMER TURN RATIO

The transformer winding turn ratio, n is governed by the internal MOSFET Q1 maximum rated voltage, ($V_{Q1(MAX)}$), highest line input peak voltage ($V_{AC-PEAK}$) and output diode maximum reverse voltage rating ($V_{D3(MAX)}$). The output diode rating limits the lower bound of the turn ratio and the internal power MOSFET rating provide the upper bound of the turn ratio. The transformer turn ratio must be selected in between the bounds. If the maximum reverse voltage of D3 ($V_{D3(MAX)}$) is 100V. the minimum transformer turn ratio can be calculated with the equation in below.

$$n > \frac{V_{AC-PEAK}}{(V_{D3(MAX)} - V_{LED})} \quad n > \frac{132 \times \sqrt{2}}{100 - 30} = 2.33 \quad (5)$$

In operation, the voltage at the switching node, V_{SW} must be small than the internal MOSFET maximum rated voltage $V_{Q1(MAX)}$, For reason of safety, 10% safety margin is recommended. Hence, 90% of $V_{Q1(MAX)}$ is used in the following equation.

$$n < \frac{V_{Q1(MAX)} \times 0.9 - V_{AC-PEAK} - V_{OS}}{V_{LED(MAX)}} \quad (6)$$

$$n < \frac{600 \times 0.9 - 132 \sqrt{2} - 50}{30} = 12.1 \quad (7)$$

where V_{OS} is the maximum switching node overshoot voltage allowed, in this example, 50V is assumed. As a rule of thumb, lower turn ratio of transformer can provide a better line regulation and lower secondly side peak current. In here, turn ratio $n = 3.8$ is recommended.

SWITCHING FREQUENCY SELECTION

TPS92311 can operate at high switching frequency in the range of 60kHz to 150kHz. In most off-line applications, with considering of efficiency degradation and EMC requirements, the recommended switching frequency range will be 60kHz to 80kHz. In this design example, switching frequency at 75kHz is selected.

SWITCHING ON TIME

The maximum power switch on-time, t_{ON} depends on the low line condition of $85V_{AC}$. At $85V_{AC}$ the switching frequency was chosen at 75kHz. This transformer design will follow the formulae as shown below.

$$t_{ON} = \frac{1}{f_{SW} \left(\frac{V_{AC_MIN_PEAK}}{n \times V_{LED}} + 1 \right)}$$

$$t_{ON} = \frac{1}{75000 \left(\frac{85\sqrt{2}}{3.8 \times 21} + 1 \right)} = 5.3 \mu s \quad (8)$$

TRANSFORMER PRIMARY INDUCTANCE

The primary inductance, L_P of the transformer is related to the minimum operating switching frequency f_{SW} , converter output power P_{OUT} , system efficiency η and minimum input line voltage $V_{AC_RMS(MIN)}$. For CRM operation, the output power, P_{OUT} can be described by the equation in below.

$$P_{OUT} = \eta \times \frac{1}{2} L_P \times I_{LP-PEAK}^2 \times f_{SW} \quad (9)$$

By re-arranging terms, the transformer primary inductance required in this design example can be calculated with the equation follows:

$$L_P = \frac{\eta \times V_{AC_RMS(MIN)}^2 \times t_{ON}^2}{2 \times P_{OUT} \times \frac{1}{f_{SW}}} \quad (10)$$

The converter minimum switching frequency is 75kHz, t_{ON} is 5.3 μ s, $V_{AC_RMS(MIN)} = 85V$ and $P_{OUT} = 8W$, assume the system efficiency, $\eta = 85\%$. Then,

$$L_P = \frac{0.85 \times (85)^2 \times (5.3 \mu)^2}{2 \times 8 \times 13.3 \mu} = 0.81 \text{ mH} \tag{11}$$

From the calculation in above, the inductance of the primary winding required is 0.81mH.

Calculate The Current Sensing Resistor

After the primary inductance and transformer turn ratio is determined, the current sensing resistor, R_{ISNS} can be calculated.

The resistance for R_{ISNS} is governed by the output current and transformer turn ratio, the equation in below can be used.

$$R_{ISNS} = n \times \left(\frac{V_{REF}}{I_{LED}} \right) \tag{12}$$

where V_{REF} is fixed to 0.14V internally.

Transformer turn ratio, $N_P : N_S$ is 3.8 : 1 and $I_{LED} = 0.35A$

$$R_{ISNS} = 3.8 \times \frac{0.14}{0.35} = 1.52 \Omega \tag{13}$$




Figure 9. R_{ISNS} Resistor Interface




Figure 10. Auxiliary Winding Interface to ZCD

Auxiliary Winding Interface To ZCD

In Figure 10, R2 and R3 forms a resistor divider which sets the thresholds for over voltage protection of V_{LED} , $V_{ZCD-OVP}$, and $V_{ZCD-PEAK}$. Before the calculation, we need to set the voltage of the auxiliary winding, V_{LAUX} at open circuit.

For example :

Assume the nominal forward voltage of LED stack (V_{LED}) is 21V.

To avoid false triggering ZCD_{OVP} voltage threshold at normal operation, select ZCD_{OVP} voltage at 1.3 times of the V_{LED} is typical in most applications. In case the transformer leakage is higher, the ZCD_{OVP} threshold can be set to 1.5 times of the V_{LED} .

In this design example, open circuit AUX winding OVP voltage threshold is set to 30V. Assume the current through the AUX winding is 0.4mA typical.

As a result, R2 is 66k Ω and R3 is 11k Ω . Also, for suppressing high frequency noise at the ZCD pin, a 15pF capacitor connects the ZCD pin to ground is recommended.

Auxiliary Winding V_{cc} Diode Selection

The VCC diode D2 provides the supply current to the converter, low temperature coefficient , low reverse leakage and ultra fast diode is recommended.

Compensation Capacitor And Delay Timer Resistor Selection

To achieve PFC function with a constant on time flyback converter, a low frequency response loop is required. In most applications, a 3.3 μ F C_{COMP} capacitor is suitable for compensation.




Figure 11. Compensation and DLY Timer connection

The resistor R_{DLY} connecting the DLY pin to ground is used to set the delay time between the ZCD trigger to power MOSFET turn on. The delay time required can be calculated with the parasitic capacitance at the drain of MOSFET to ground and primary inductance of the transformer. Equation in below can be used to find the delay time and Figure 6 in previous page can help to find the resistance once the delay time is calculated

$$t_{DLY} = \frac{\pi \sqrt{L_P C_{DS}}}{2}$$

(14)

For example, using a transformer with primary inductance $L_P = 1$ mH, and power MOSFET drain to ground capacitor $C_{DS}=37$ pF, the t_{DLY} can be calculated by the upper equation. As a result, $t_{DLY}=302$ ns and R_{DLY} is 6.31k Ω . The delay time may need to change according to the primary inductance of the transformer. The typical level of output current will shift if inappropriate delay time is chosen.

Output Flywheel Diode Selection

To increase the overall efficiency of the system, a low forward voltage schottky diode with appropriate rating should be used.

Primary Side Snubber Design

The leakage inductance can induce a high voltage spike when power MOSFET is turned off. Figure 12 illustrate the operation waveform. A voltage clamp circuit is required to protect the power MOSFET. The voltage of snubber clamp (V_{SN}) must be higher than the sum of over shoot voltage (V_{OS}), LED open load voltage multiplied by the transformer turn ratio (n). In this examples, the V_{OS} is 50V and LED maximum voltage, $V_{LED(MAX)}$ is 30V, transformer turn ratio is 3.8. The snubber voltage required can be calculated with following equations.




Figure 12. Snubber Waveform

$$V_{SN} > V_{OS} + V_{LED(MAX)} \times n \quad (15)$$

where n is the turn ratio of the transformer.

$$V_{SN} > 50V + 30V \times 3.8 = 164V \quad (16)$$

At the same time, sum of the snubber clamp voltage and V_{AC} peak voltage (V_{AC_PEAK}) must be smaller than the MOSFET breakdown voltage (V_{MOS_BV}). By re-arranging terms, equation in below can be used.

$$V_{SN} < V_{MOS_BV} - V_{AC} \sqrt{2}$$

$$V_{SN} < 600 - 132 \times \sqrt{2} = 414V \quad (17)$$

In here, snubber clamp voltage, $V_{SN} = 250V$ is recommended.

Output Capacitor

The capacitance of the output capacitor is determined by the equivalent series resistance (ESR) of the LED, R_{LED} and the ripple current allowed for the application. The equation in below can be used to calculate the required capacitance.

$$C_{OUT} = \frac{\sqrt{\left(2 \frac{I_{LED}}{\Delta I_{LED}}\right)^2 - 1}}{4 \times \pi \times f_{AC} R_{LED}} \quad (18)$$

Assume the ESR of the LED stack contains 7 LEDs and is 2.6Ω, AC line frequency f_{AC} is 60Hz.

In this example, LED current I_{LED} is 350mA and output ripple current is 30% of I_{LED} :

$$C_{OUT} = \frac{\sqrt{\left(\frac{2 \times 0.35}{0.3 \times 0.35}\right)^2 - 1}}{4 \times \pi \times 60 \times 7 \times 2.6} \quad (19)$$

Then, $C_{OUT} = 480\mu\text{F}$.

In here, a 470μF output capacitor with 10μF ceramic capacitor in parallel is suggested.

PCB Layout Considerations

The performance of any switching power supplies depend as much upon the layout of the PCB as the component selection. Good layout practices are important when constructing the PCB. The layout must be as neat and compact as possible, and all external components must be as close as possible to their associated pins. High current return paths and signal return paths must be separated and connect together at single ground point. All high current connections must be as short and direct as possible with thick traces. The SW pin of the internal MOSFET should be connected close to the transformer pin with short and thick trace to reduce potential electro-magnetic interference. For off-line applications, one more consideration is the safety requirements. The clearance and creepage to high voltage traces must be complied to all applicable safety regulations.

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Samples (Requires Login)
TPS92311D/NOPB	ACTIVE	SOIC	D	16	48	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	
TPS92311DR/NOPB	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-3-260C-168 HR	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSELETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

TAPE AND REEL INFORMATION



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS92311DR/NOPB	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.3	8.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS92311DR/NOPB	SOIC	D	16	2500	358.0	343.0	63.0

D (R-PDSO-G16)

PLASTIC SMALL OUTLINE



4040047-6/M 06/11

- NOTES:
- A. All linear dimensions are in inches (millimeters).
 - B. This drawing is subject to change without notice.
 -  C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
 -  D. Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
 - E. Reference JEDEC MS-012 variation AC.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have **not** been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products

Audio	www.ti.com/audio
Amplifiers	amplifier.ti.com
Data Converters	dataconverter.ti.com
DLP® Products	www.dlp.com
DSP	dsp.ti.com
Clocks and Timers	www.ti.com/clocks
Interface	interface.ti.com
Logic	logic.ti.com
Power Mgmt	power.ti.com
Microcontrollers	microcontroller.ti.com
RFID	www.ti-rfid.com
OMAP Applications Processors	www.ti.com/omap
Wireless Connectivity	www.ti.com/wirelessconnectivity

Applications

Automotive and Transportation	www.ti.com/automotive
Communications and Telecom	www.ti.com/communications
Computers and Peripherals	www.ti.com/computers
Consumer Electronics	www.ti.com/consumer-apps
Energy and Lighting	www.ti.com/energy
Industrial	www.ti.com/industrial
Medical	www.ti.com/medical
Security	www.ti.com/security
Space, Avionics and Defense	www.ti.com/space-avionics-defense
Video and Imaging	www.ti.com/video

TI E2E Community

e2e.ti.com