HIGH INPUT VOLTAGE, MICROPOWER SON PACKAGED, 80mA LDO LINEAR REGULATORS

Check for Samples: TPS715Axx

FEATURES

- **24V Maximum Input Voltage**
- **Low 3.2µA Quiescent Current at 80mA**
- **Stable With Any Capacitor (> 0.47µF)**
- **80mA Specified Current**
- **Available in Fixed and Adjustable (1.2V to 15V) Versions**
- **Specified Current Limit**
- **3mm × 3mm and 2mm x 2mm SON Packages**
- **–40°C to +125°C Specified Junction Temperature Range**
- **For MSP430-Specific Output Voltages See the TPS715xx**

APPLICATIONS

- **Ultralow Power Microcontrollers**
- **Industrial/Automotive Applications**
- **PDAs**
- **Portable, Battery-Powered Equipment**
- **Medical Imaging**

DESCRIPTION

The TPS715Axx low-dropout (LDO) voltage regulators offer the benefits of high input voltage, low-dropout voltage, low-power operation, and miniaturized packaging. The devices, which operate over an input range of 2.5V to 24V, are stable with any capacitor (≥ 0.47µF). The high maximum input voltage combined with excellent power dissipation capability makes this part particularly well-suited to industrial and automotive applications.

A PMOS pass element behaves as a low-value resistor. The low dropout voltage, typically 670mV at 80mA of load current, is directly proportional to the load current. The low quiescent current (3.2µA typically) is nearly constant over the entire range of output load current (0mA to 80mA).

The TPS715Axx is available in 3mm x 3mm package ideal for high power dissipation and small 2mm x 2mm package ideal for handheld and ultra-portable applications. The 3mm × 3mm package is also available as a non-magnetic package for medical imaging applications.

DRV PACKAGE
2mm x 2mm SON
(TOP VIEW)

DRB PACKAGE
3mm x 3mm SON
(TOP VIEW)

TPS715Axx

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

AVAILABLE OPTIONS[1]

PRODUCT	V_{OUT} [2]
TPS715A**xxyyz**	**XX** is nominal output voltage (for example 33 = 3.3V, 01 = Adjustable) **YY** is Package Designator **Z** is Package Quantity

(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or visit the device product folder at www.ti.com.

(2) Custom output voltages from 1.25V to 5.4V in 50mV increments are available on a quick-turn basis for prototyping. Production quantities are available; minimum package order quantities apply. Contact factory for details and availability.

ABSOLUTE MAXIMUM RATINGS

Over operating temperature range, unless otherwise noted.[1]

	TPS715Axx	UNIT
V_{IN} range	−0.3 to +24	V
Peak output current	Internally limited	
ESD rating, HBM	2	kV
ESD rating, CDM	500	V
Continuous total power dissipation	See Power Dissipation Rating table	
Junction temperature range, T_J	−40 to +150	°C
Storage temperature range	−65 to +150	°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

POWER DISSIPATION RATING TABLE

| BOARD	PACKAGE	$R_{\theta JA}$°C/W	DERATING FACTOR ABOVE T_A = +25°C	T_A ≤ 25°C POWER RATING	T_A = +70°C POWER RATING	T_A = +85°C POWER RATING
High-K[1]	DRB	40	25.0mW/°C	2.50W	1.38W	1.00W
High-K[1]	DRV	65	15.4mW/°C	1.54W	0.85W	0.62W

(1) The JEDEC High-K (2s2p) board design used to derive this data was a 3 inch × 3 inch, multilayer board with 1 ounce internal power and ground planes and 2 ounce copper traces on top and bottom of the board.

Product Folder Links: *TPS715Axx*

ELECTRICAL CHARACTERISTICS

Over operating junction temperature range (T_J = –40°C to +125°C), V_{IN} = $V_{OUT(NOM)}$ + 1V, I_{OUT} = 1mA, C_{OUT} = 1μF, unless otherwise noted. The TPS715A01 is tested with V_{OUT} = 2.8V. Typical values are at T_J = +25°C.

PARAMETER		TEST CONDITIONS	TPS715Axx			UNIT
			MIN	TYP	MAX	
Input voltage[1]	V_{IN}	I_{OUT} = 10mA	2.5		24	V
		I_{OUT} = 80mA	3		24	
Voltage range (TPS715A01)	V_{OUT}		1.2		15	V
Output voltage accuracy[1]	TPS715A01	V_{OUT} + 1.0V ≤ V_{IN} ≤ 24V, 1.2V ≤ V_{OUT} ≤ 15V, 0 ≤ I_{OUT} ≤ 80mA	0.96 × $V_{OUT(nom)}$	$V_{OUT(nom)}$	1.04 × $V_{OUT(nom)}$	V
	TPS715A33	4.3V < V_{IN} < 24V, 0 ≤ I_{OUT} ≤ 80mA	3.135	3.3	3.465	
Output voltage line regulation[1]	$\Delta V_{OUT}/\Delta V_{IN}$	V_{OUT} + 1V < V_{IN} ≤ 24V		20	60	mV
Load regulation	$\Delta V_{OUT}/\Delta I_{OUT}$	I_{OUT} = 100μA to 80mA		35		mV
Dropout voltage V_{IN} = $V_{OUT(NOM)}$ – 0.1V	V_{DO}	I_{OUT} = 80mA		670	1120	mV
Output current limit	I_{CL}	V_{OUT} = 0V	160		1100	mA
Ground pin current	I_{GND}	T_J = –40°C to +85°C, 0mA ≤ I_{OUT} ≤ 80mA		3.2	4.2	μA
		0mA ≤ I_{OUT} ≤ 80mA		3.2	4.8	
		V_{IN} = 24V, 0mA ≤ I_{OUT} ≤ 80mA			5.8	
Power-supply ripple rejection	PSRR	f = 100kHz, C_{OUT} = 10μF		60		dB
Output noise voltage	V_{IN}	BW = 200Hz to 100kHz, C_{OUT} = 10μF, I_{OUT} = 50mA		575		μVrms

(1)   Minimum V_{IN} = V_{OUT} + V_{DO}, or the value shown for Input voltage, whichever is greater.

Submit Documentation Feedback

Product Folder Links: *TPS715Axx*

FUNCTIONAL BLOCK DIAGRAM—ADJUSTABLE VERSION

FUNCTIONAL BLOCK DIAGRAM—FIXED VERSION

Table 1. Pin Descriptions

| | TPS715Axx | | | | |
| | DRB | | DRV | | |
NAME	FIXED	ADJ.	FIXED	ADJ.	DESCRIPTION
FB		5		4	Adjustable version. This terminal is used to set the output voltage.
GND	4, Pad	4, Pad	3, Pad	3, Pad	Ground
NC	2, 3, 5, 6, 7	2, 3, 6, 7	2, 4, 5	2, 5	No connection. May be left open or tied to Ground for improved thermal performance.
IN	1	1	1	1	Unregulated input voltage.
OUT	8	8	6	6	Regulated output voltage, any output capacitor ≥ 0.47µF can be used for stability.

TYPICAL CHARACTERISTICS

TPS715A33
OUTPUT VOLTAGE
vs
OUTPUT CURRENT

Figure 1.

TPS715A33
OUTPUT VOLTAGE
vs
JUNCTION TEMPERATURE

Figure 2.

QUIESCENT CURRENT
vs
JUNCTION TEMPERATURE

Figure 3.

OUTPUT SPECTRAL
NOISE DENSITY
vs
FREQUENCY

Figure 4.

OUTPUT IMPEDANCE
vs
FREQUENCY

Figure 5.

TPS715A33
DROPOUT VOLTAGE
vs
OUTPUT CURRENT

Figure 6.

TPS715A01
DROPOUT VOLTAGE
vs
INPUT VOLTAGE

Figure 7.

TPS715A33
DROPOUT VOLTAGE
vs
JUNCTION TEMPERATURE

Figure 8.

CURRENT LIMIT
vs
V_{OUT}

Figure 9.

Product Folder Links: *TPS715Axx*

TYPICAL CHARACTERISTICS (continued)

POWER-SUPPLY RIPPLE REJECTION vs FREQUENCY

V_{IN} = 4.3 V
V_{OUT} = 3.3 V
C_{OUT} = 10 µF
T_J = 25°C

I_{OUT} = 1 mA

I_{OUT} = 50 mA

Figure 10.

POWER-UP/POWER-DOWN

V_{OUT} = 3.3 V
R_L = 66 Ω
C_{OUT} = 10 µF

V_{IN}

V_{OUT}

Figure 11.

LINE TRANSIENT RESPONSE

V_{OUT} = 3.3 V
I_{OUT} = 50 mA
C_{OUT} = 10 µF

Figure 12.

LOAD TRANSIENT RESPONSE

V_{IN} = 4.3 V
V_{OUT} = 3.3 V
C_{OUT} = 10 µF

Figure 13.

Product Folder Links: *TPS715Axx*

![Texas Instruments logo]

APPLICATION INFORMATION

The TPS715Axx family of LDO regulators has been optimized for ultra low-power applications such as the MSP430 microcontroller. Its ultralow supply current maximizes efficiency at light loads, and its high input voltage range makes it suitable for supplies such as unconditioned solar panels.


Figure 14. Typical Application Circuit (Fixed Voltage Version)

External Capacitor Requirements

Although not required, a 0.047µF or larger input bypass capacitor, connected between IN and GND and located close to the device, is recommended to improve transient response and noise rejection of the power supply as a whole. A higher-value input capacitor may be necessary if large, fast-rise-time load transients are anticipated and if the device is located several inches from the power source.

The TPS715Axx requires an output capacitor connected between OUT and GND to stabilize the internal control loop. Any capacitor (including ceramic and tantalum) that is ≥ 0.47µF properly stabilizes this loop.

Power Dissipation and Junction Temperature

To ensure reliable operation, worst-case junction temperature should not exceed +150°C. This restriction limits the power dissipation the regulator can handle in any given application. To ensure the junction temperature is within acceptable limits, calculate the maximum allowable dissipation, $P_{D(max)}$, and the actual dissipation, P_D, which must be less than or equal to $P_{D(max)}$.

The maximum-power-dissipation limit is determined using Equation 1:

$$P_{D(max)} = \frac{T_J max - T_A}{R_{\theta JA}}$$

(1)

where:

$T_J max$ is the maximum allowable junction temperature.
$R_{\theta JA}$ is the thermal resistance junction-to-ambient for the package (see the Power Dissipation Rating table).
T_A is the ambient temperature.

The regulator dissipation is calculated using Equation 2:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT}$$

(2)

Power dissipation resulting from quiescent current is negligible.

Regulator Protection

The TPS715Axx PMOS-pass transistor has a built-in back diode that conducts reverse current when the input voltage drops below the output voltage (for example, during power-down). Current is conducted from the output to the input and is not internally limited. If extended reverse voltage operation is anticipated, external limiting might be appropriate.

The TPS715Axx features internal current limiting. During normal operation, the TPS715Axx limits output current to approximately 500mA. When current limiting engages, the output voltage scales back linearly until the overcurrent condition ends. Take care not to exceed the power dissipation ratings of the package.

Programming the TPS715A01 Adjustable LDO Regulator

The output voltage of the TPS715A01 adjustable regulator is programmed using an external resistor divider as shown in Figure 15. The output voltage is calculated using Equation 3:

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R1}{R2} \right)$$

(3)

where:

V_{REF} = 1.205V typ (the internal reference voltage)

Resistors R1 and R2 should be chosen for approximately 1.5µA divider current. Lower value resistors can be used for improved noise performance, but the solution consumes more power. Higher resistor values should be avoided as leakage current into/out of FB across R1/R2 creates an offset voltage that artificially increases/decreases the feedback voltage and thus erroneously decreases/increases V_O. The recommended design procedure is to choose R2 = 1MΩ to set the divider current at 1.5µA, and then calculate R1 using Equation 4:

$$R1 = \left(\frac{V_{OUT}}{V_{REF}} - 1 \right) \times R2$$

(4)

| OUTPUT VOLTAGE	R1	R2
1.8 V	392 kΩ	806 kΩ
2.8 V	1.07 MΩ	806 kΩ
5.0 V	2.55 MΩ	806 kΩ

OUTPUT VOLTAGE PROGRAMMING GUIDE

Figure 15. TPS715A01 Adjustable LDO Regulator Programming

REVISION HISTORY

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (June 2011) to Revision F   **Page**

Changes from Revision D (May, 2007) to Revision E   **Page**

PACKAGING INFORMATION

Orderable Device	Status [1]	Package Type	Package Drawing	Pins	Package Qty	Eco Plan [2]	Lead/ Ball Finish	MSL Peak Temp [3]	Samples (Requires Login)
TPS715A01DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS715A01DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS715A01DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS715A01DRBT-NM	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU SN	Level-2-260C-1 YEAR	
TPS715A01DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS715A30DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS715A30DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS715A33DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS715A33DRBRG4	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS715A33DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS715A33DRBTG4	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS715A33DRVR	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS715A33DRVRG4	ACTIVE	SON	DRV	6	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS715A33DRVT	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	
TPS715A33DRVTG4	ACTIVE	SON	DRV	6	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	

[1] The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

[2] Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

[3] MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS715A01DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A01DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A01DRBT-NM	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A30DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS715A30DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS715A33DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A33DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS715A33DRVR	SON	DRV	6	3000	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2
TPS715A33DRVT	SON	DRV	6	250	179.0	8.4	2.2	2.2	1.2	4.0	8.0	Q2

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS715A01DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS715A01DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS715A01DRBT-NM	SON	DRB	8	250	210.0	185.0	35.0
TPS715A30DRVR	SON	DRV	6	3000	195.0	200.0	45.0
TPS715A30DRVT	SON	DRV	6	250	195.0	200.0	45.0
TPS715A33DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS715A33DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS715A33DRVR	SON	DRV	6	3000	195.0	200.0	45.0
TPS715A33DRVT	SON	DRV	6	250	195.0	200.0	45.0

DRB (S-PVSON-N8)   PLASTIC SMALL OUTLINE NO-LEAD

3,15
2,85   A

B

3,15
2,85

PIN 1 INDEX AREA
TOP AND BOTTOM

1,00
0,80

0,20 REF.

SEATING PLANE

0,08

0,05
0,00   C

8X   0,50
0,30

0,65

1   4

THERMAL PAD

SIZE AND SHAPE
SHOWN ON SEPARATE SHEET

8   5   8X   0,37
0,25

0,10 Ⓜ C A B
0,05 Ⓜ C

Bottom View

4203482-2/K   06/12

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M–1994.
         B.   This drawing is subject to change without notice.
         C.   Small Outline No-Lead (SON) package configuration.
         D.   The package thermal pad must be soldered to the board for thermal and mechanical performance.
         E.   See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

Texas
Instruments
www.ti.com

DRB (S-PVSON-N8)   PLASTIC SMALL OUTLINE NO-LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No-Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

PIN 1 ORIENTATION FEATURE MAY VARY

Exposed Thermal Pad

2X 0,65

1,50±0,10

4X 0,23

1,75±0,10

4X 0,625
NOM

Bottom View

Exposed Thermal Pad Dimensions

4206340-2/N 09/12

NOTE: All linear dimensions are in millimeters

DRB (S−PVSON−N8)   PLASTIC SMALL OUTLINE NO−LEAD

Example Board Layout

Example Stencil Design
0,125mm Stencil Thickness
(Note E)

Note D

6x0,65

1,50   2,95

1,75

Non Solder Mask Defined Pad

R0,175

0,85

0,07
all around

0,35

Example
Solder Mask Opening
(Note F)

Pad Geometry
(Note C)

0,3

6x0,65

R0,15

2,85

1,30

1,55

2x0,65   2,95

4x
0,23

4x
0,9

0,8

66% Printed Solder Coverage by Area

Center Pad Layout
(Note D)

4x1,025

5x⌀0,3

0,8

0,4

2x0,65

4x0,28

0,5

1,0

4207048−2/J 09/12

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC−7351 is recommended for alternate designs.
        D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN
            Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
            for specific thermal information, via requirements, and recommended board layout. These documents are available at
            www.ti.com <http://www.ti.com>.
        E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
        F. Customers should contact their board fabrication site for solder mask tolerances.

DRV (S—PWSON—N6)   PLASTIC SMALL OUTLINE NO—LEAD

$\dfrac{2,10}{1,90}$

$\dfrac{2,10}{1,90}$

PIN 1 INDEX AREA

$\dfrac{0,80}{0,70}$

0,20 REF.

⬤ | 0,08

SEATING PLANE

$\dfrac{0,05}{0,00}$

6X $\dfrac{0,30}{0,20}$

6X $\dfrac{0,35}{0,25}$

EXPOSED THERMAL PAD
△D

6

| 0,65

4206925/E 10/10

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
         B.   This drawing is subject to change without notice.
         C.   Small Outline No—Lead (SON) package configuration.
         △D   The package thermal pad must be soldered to the board for thermal and mechanical performance.
              See the Product Data Sheet for details regarding the exposed thermal pad dimensions.

DRV (S−PWSON−N6)   PLASTIC SMALL OUTLINE NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

Bottom View

Exposed Thermal Pad Dimensions

4206926−3/L 11/11

NOTE: A. All linear dimensions are in millimeters

DRV (S−PWSON−N6)   PLASTIC SMALL OUTLINE NO−LEAD

Example Board Layout

Example Stencil Design
0.125mm Stencil Thickness
(Note E)

0,65

Note D

2,8   1,4

0,65

0,65

0,80   1,45   2,75

1,4

0,25

70% Printed solder coverage on center pad

Non Solder Mask Defined Pad

Center Pad Layout
(Note D)

1,6

2x∅0,3

1,0

0,8

Example
Solder Mask Opening
(Note F)

Pad Geometry
(Note C)

0,7

0,07
all around

0,3

4207812/F 04/11

NOTES: A.   All linear dimensions are in millimeters.
         B.   This drawing is subject to change without notice.
         C.   Publication IPC−7351 is recommended for alternate designs.
         D.   This package is designed to be soldered to a thermal pad on the board. Refer to Application Note,
              QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
              for specific thermal information, via requirements, and recommended board layout.
              These documents are available at www.ti.com <http://www.ti.com>.
         E.   Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
              contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
         F.   Customers should contact their board fabrication site for solder mask tolerances.

IMPORTANT NOTICE