WIDE INPUT RANGE NON-SYNCHRONOUS VOLTAGE MODE CONTROLLER

Check for Samples: **TPS40200**

FEATURES

- **Input Voltage Range 4.5 V to 52 V**
- **Output Voltage (700 mV to 90% V_{IN})**
- **200 mA Internal P-channel FET Driver**
- **Voltage Feed-Forward Compensation**
- **Undervoltage Lockout**
- **Programmable Fixed-Frequency (between 35 kHz and 500 kHz) Operation**
- **Programmable Short-Circuit Protection**
- **Hiccup Overcurrent Fault Recovery**
- **Programmable Closed Loop Soft Start**
- **700 mV 1% Reference Voltage**
- **External Synchronization**
- **Small 8-Pin SOIC (D) and QFN (DRB) Packages**

APPLICATIONS

- **Industrial Control**
- **Distributed Power Systems**
- **DSL/Cable Modems**
- **Scanners**
- **Telecom**

DESCRIPTION

The TPS40200 is a flexible non-synchronous controller with a built in 200-mA driver for P-channel FETs. The circuit operates with inputs up to 52 V with a power-saving feature that turns off driver current once the external FET has been fully turned on. This feature extends the flexibility of the device, allowing it to operate with an input voltage up to 52 V without dissipating excessive power. The circuit operates with voltage-mode feedback and has feed-forward input-voltage compensation that responds instantly to input voltage change. The integral 700-mV reference is trimmed to 2%, providing the means to accurately control low voltages. The TPS40200 is available in and 8-pin SOIC and an 8-pin QFN package and supports many of the features of more complex controllers. Clock frequency, soft-start, and overcurrent limit are each easily programmed by a single, external component. The part has undervoltage lockout, and can be easily synchronized to other controllers or a system clock to satisfy sequencing and/or noise-reduction requirements.

TYPICAL APPLICATION

UDG-11201

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.

ELECTROSTATIC DISCHARGE (ESD) PROTECTION

	MIN	MAX	UNIT
Human body model		1500	V
CDM		1500	V

ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)

		TPS40200	UNIT
Input voltage range	V_{DD}, ISNS	52	V
	RC, FB	−0.3 to 5.5	
	SS	−0.3 to 9.0	
Output voltage range	COMP	−0.3 to 9.0	V
	GDRV	(V_{IN} −10) to V_{IN}	
T_J	Operating Junction Temperature	−40 to 125	°C
T_{stg}	Storage temperature	−55 to 150	°C
	Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260	°C

RECOMMENDED OPERATING CONDITIONS

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
V_{DD}	Input voltage	4.5	52	V
T_J	Operating temperature range	−40	125	°C

ELECTRICAL CHARACTERISTICS

−40°C < T_A = T_J < 85°C, V_{DD} = 12 V, f_{OSC} = 100 kHz (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
VOLTAGE REFERENCE						
V_{FB}	Feedback voltage	COMP = FB, T_A = 25°C	689	696	702	mV
		4.5 < V_{VDD} < 52 — T_A = 25°C	686	696	703	
		−40°C < T_A < 85°C	679	696	708	
		−40°C < T_A < 125°C	679	696	710	
GATE DRIVER						
I_{src}	Gate driver pull-up current		125	300		mA
I_{snk}	Gate driver pull-down current		200	300		mA
V_{GATE}	Gate driver output voltage	V_{GATE} = (V_{VDD} − V_{GDRV}), for 12 < V_{DD} < 52	6	8	10	V
QUIESCENT CURRENT						
I_{qq}	Device quiescent current	f_{OSC} = 300 kHz, Driver not switching, 4.5 < V_{DD} < 52		1.5	3.0	mA
UNDERVOLTAGE LOCKOUT (UVLO)						
$V_{UVLO(on)}$	Turn-on threshold	−40°C < T_A < 125°C	3.8	4.25	4.5	V
$V_{UVLO(off)}$	Turn-off threshold			4.05		
$V_{UVLO(HYST)}$	Hysteresis		110	200	275	mV

Product Folder Link(s): *TPS40200*

ELECTRICAL CHARACTERISTICS (continued)

$-40°C < T_A = T_J < 85°C$, $V_{DD} = 12$ V, $f_{OSC} = 100$ kHz (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
SOFT START							
$R_{SS(chg)}$	Internal soft-start pull-up resistance			65	105	170	kΩ
$R_{SS(dchg)}$	Internal soft-start pull-down resistance			190	305	485	
V_{SSRST}	Soft-start reset threshold			100	150	200	mV
OVERCURRENT PROTECTION							
V_{ILIM}	Overcurrent threshold	$4.5 < V_{VDD} < 52$	$0°C < T_A < 125°C$	65	100	140	mV
			$-40°C < T_A < 125°C$	55	100	140	
OC_{DF}	Overcurrent duty cycle[1]					2	%
$V_{ILIM(rst)}$	Overcurrent reset threshold			100	150	200	mV
OSCILLATOR							
f_{OSC}	Oscillator frequency range[1]			35		500	kHz
	Oscillator frequency	$R_{RC} = 200$ kΩ, $C_{RC} = 470$ pF		85	100	115	
		$R_{RC} = 68.1$ kΩ, $C_{RC} = 470$ pF		255	300	345	
	Frequency line regulation	12 V $< V_{VDD} < 52$ V		-9		0	%
		4.5 V $< V_{VDD} < 12$ V		−20		0	
V_{RMP}	Ramp amplitude	4.5 V $< V_{VDD} < 52$ V			$V_{VDD}÷10$		V
PULSE WIDTH MODULATOR							
t_{MIN}	Minimum controllable pulse width[2]	$V_{VDD} = 12$ V			200	400	ns
		$V_{VDD} = 30$ V			100	200	
D_{MAX}	Maximum duty cycle	$f_{osc} = 100$ kHz, $C_L = 470$ pF		93	95		%
		$f_{osc} = 300$ kHz, $C_L = 470$ pF		90	93		
K_{PWM}	Modulator and power stage dc gain			8	10	12	V/V
ERROR AMPLIFIER							
I_{IB}	Input bias current				100	250	nA
AOL	Open loop gain[1]			60	80		dB
GBWP	Unity gain bandwidth[1]			1.5	3		MHz
$I_{COMP(src)}$	Output source current	$V_{FB} = 0.6$ V, COMP $= 1$ V		100	250		µA
$I_{COMP(snk)}$	Output sink current	$V_{FB} = 1.2$ V, COMP $= 1$ V		1.0	2.5		mA

(1) Ensured by design. Not production tested.
(2) See Figure 21 for for t_{MIN} vs f_{OSC} at various input voltages.

THERMAL CHARACTERISTICS[1]

over operating free-air temperature range (unless otherwise noted)

PACKAGE	PARAMETER		MIN	TYP	MAX	UNIT
SOIC (D)	$θ_{JC}$	Thermal resistance, junction-to-case		49		
QFN (DRB)	$θ_{JC}$	Thermal resistance, junction-to-case		85		°C/W
	$θ_{JB}$	Thermal resistance, junction-to-board		21		
	$θ_{JP}$	Thermal resistance, junction-to-pad		8		
	$θ_{JA}$	Thermal resistance, junction-to-ambient (natural convection)		67		

(1) TI uses test boards designed to JESD 51-3 and JESD 51-7 for thermal-impedance measurements. The parameters outlined in these standards also are used to set up thermal models. TI uses the thermal-model program ThermCAL, a finite-difference thermal-modeling tool. Using this test procedure, the junction-to-case thermal resistance of this part is 49°C/W. For more information see TI Technical Brief SZZA017.

Table 1. ORDERING INFORMATION[1]

T_J	PACKAGE DESIGNATOR	PACKAGE LEAD	PACKAGE DESCRPTION	ORDERABLE NUMBER	TrANSPORT MEDIUM	QUANTITY
−40°C to 125°C	D	SOIC	Plastic Small-Outline	TPS40200D	Tube	75
				TPS40200DR	Reel	2500
	DRB	QFN	Plastic Small-Outline	TPS40200DRBT	Small reel	250
				TPS40200DRBR	Large reel	3000

(1) For the most current packaging and ordering information see the *Package Option Addendum* at the end of this document or see the TI website at www.ti.com.

DEVICE INFORMATION

FUNCTIONAL BLOCK DIAGRAM

UDG-05069

Product Folder Link(s): *TPS40200*

Table 2.

TERMINAL		I/O	DESCRIPTION
NAME	NO.		
COMP	3	O	Error amplifier output. Connect control loop compensation network from COMP to FB.
FB	4	I	Error amplifier inverting input. Connect feedback resistor network center tap to this pin.
GND	5		Device ground.
GDRV	6	O	Driver output for external P-channel MOSFET
ISNS	7	I	Current-sense comparator input. Connect a current sense resistor between ISNS and VDD in order to set desired overcurrent threshold.
RC	1	I	Switching frequency setting RC network. Connect a capacitor from the RC pin to the GND pin and connect a resistor from the VDD pin to the RC pin. The device may be synchronized to an external clock by connecting an open drain output to this pin and pulling it to GND. For mor info on pulse width for synchronization, please refer to the Synchronizing the Oscillator section.
SS	2	I	Soft-start programming pin. Connect capacitor from SS to GND to program soft start time. Pulling this pin below 150 mV causes the output switching to stop, placing the device in a shutdown state. The pin also functions as a restart timer for overcurrent events.
VDD	8	I	System input voltage. Connect local bypass capacitor from VDD to GND.

QFN (DRB) PACKAGE
BOTTOM VIEW)

SOIC (D) PACKAGE
(TOP VIEW)

TYPICAL CHARACTERISTICS

**QUIESCENT CURRENT**
**vs**
TEMPERATURE

Figure 1.

QUIESCENT CURRENT
vs
INPUT VOLTAGE

Figure 2.

**SOFT START THRESHOLD**
vs
TEMPERATURE

Figure 3.

UVLO TURN ON AND TURN OFF
**vs**
TEMPERATURE

Figure 4.

TYPICAL CHARACTERISTICS (continued)

OSCILLATOR FREQUENCY
vs
**TEMPERATURE**

Figure 5.

CURRENT LIMIT THRESHOLD
vs
**TEMPERATURE**

Figure 6.

OSCILLATOR FREQUENCY
**vs**
V_DD

Figure 7.

POWER STAGE GAIN
vs
V_DD

Figure 8.

Submit Documentation Feedback

Product Folder Link(s): TPS40200

TYPICAL CHARACTERISTICS (continued)

POWER STAGE GAIN
vs
TEMPERATURE

Figure 9.

POWER STAGE GAIN
vs
TEMPERATURE

Figure 10.

MODULATOR RAMP AMPLITUDE
vs
TEMPERATURE

Figure 11.

MODULATOR RAMP AMPLITUDE
vs
TEMPERATURE

Figure 12.

Product Folder Link(s): *TPS40200*

TYPICAL CHARACTERISTICS (continued)

MODULATOR RAMP AMPLITUDE
**vs**
V_{DD}

$T_J = 25°C$

Figure 13.

FEEDBACK AMPLIFIER INPUT BIAS CURRENT
vs
TEMPERATURE

Figure 14.

COMP SOURCE CURRENT
vs
TEMPERATURE

Figure 15.

COMP SINK CURRENT
vs
TEMPERATURE

Figure 16.

TYPICAL CHARACTERISTICS (continued)

**GATE DRIVE VOLTAGE
vs
TEMPERATURE**

V_{DD} = 12 V

Figure 17.

**GATE DRIVE VOLTAGE
vs
V_{IN}**

V_J = 25°C

Figure 18.

**REFERENCE VOLTAGE
vs
TEMPERATURE**

V_{DD} = 24 V

V_{DD} = 50 V

Figure 19.

**REFERENCE VOLTAGE
vs
TEMPERATURE**

V_{DD} = 4.5 V

V_{DD} = 12 V

Figure 20.

Product Folder Link(s): TPS40200

TYPICAL CHARACTERISTICS (continued)

MINIMUM CONTROLLABLE PULSE WIDTH
vs
FREQUENCY

MAXIMUM DUTY CYCLE
vs
INPUT VOLTAGE

Figure 21.

Figure 22.

APPLICATION INFORMATION

Overview

The TPS40200 is a non-synchronous controller with a built in 200-mA driver designed to drive high speed P-channel FETS up to 500 kHz. Small size combined with complete functionality makes the part both versatile and easy to use.

The controller uses a low-value current-sensing resistor in series with the input voltage and the power FET's source connection to detect switching current. When the voltage drop across this resistor exceeds 100 mV, the part enters a hiccup fault mode at about 2% of the operating frequency.

The device uses voltage feedback to an error amplifier that is biased by a precision 700-mV reference. Feed-forward compensation from the input keeps the PWM gain constant over the full input voltage range, eliminating the need to change frequency compensation for different input voltages.

The TPS40200 also incorporates a soft-start feature where the output follows a slowly rising soft-start voltage, preventing output-voltage overshoot.

Programming the Operating Frequency

The operating frequency of the controller is determined by an external resistor R_{RC} that is connected from the RC pin to VDD and a capacitor attached from the RC pin to ground. This connection and the two oscillator comparators inside the device, are shown in Figure 23. The oscillator frequency can be calculated in Equation 1.

$$f_{SW} = \frac{1}{R_{RC} \times C_{RC} \times 0.105}$$

where

- f_{SW} is the clock frequency
- R_{RC} is the timing resistor value in Ω
- C_{RC} is the timing capacitor value in F   (1)

R_{RC} must be kept large enough that the current through it does not exceed 750 µA when the internal switch (shown in Figure 23) is discharging the timing capacitor. This condition may be expressed by Equation 2.

$$\frac{V_{IN}}{R_{RC}} \leq 750 \ \mu A$$

(2)

Synchronizing the Oscillator

Figure 23 shows the functional diagram of the oscillator. When synchronizing the oscillator to an external clock, the RC pin must be pulled below 150 mV for 20 ns or more. The external clock frequency must be higher than the free running frequency of the converter as well. When synchronizing the controller, if the RC pin is held low for an excessive amount of time, erratic operation may occur. The maximum amount of time that the RC pin should be held low is 50% of a nominal output pulse, or 10% of the period of the synchronization frequency whichever is less.

Under circumstances where the input voltage is high and the duty cycle is less than 50%, a Schottky diode connected from the RC pin to an external clock may be used to synchronize the oscillator. The cathode of the diode is connected to the RC pin. The trip point of the oscillator is set by an internal voltage divider to be 1/10 of the input voltage. The clock signal must have an amplitude higher than this trip point. When the clock goes low, it allows the reset current to restart the RC ramp, synchronizing the oscillator to the external clock. This provides a simple, single-component method for clock synchronization.

Figure 23. Oscillator Functional Diagram

Figure 24. Diode Connected Synchronization

Current Limit Resistor Selection

As shown in Figure 27, a resistor in series with the power MOSFET sets the overcurrent protection level. Use a low-inductance resistor to avoid ringing signals and nuisance tripping. When the FET is on and the controller senses 100mV or more drop from the VDD pin to the ISNS pin, an overcurrent condition is declared. When this happens, the FET is turned off, and as shown in Figure 25, the soft-start capacitor is discharged. When the soft-start capacitor reaches a level below 150 mV, the converter clears the overcurrent condition flag and attempts to restart. If the condition that caused the overcurrent event to occur is still present on the output of the converter (see Figure 26), another overcurrent condition is declared and the process repeats indefinitely. Figure 26 shows the soft start capacitor voltage during an extended output fault condition. The overall duty cycle of current conduction during a persistent fault is approximately 2%.

UDG-10077

Figure 25. Current Limit Reset

Figure 26. Typical Soft-Start Capacitor and V$_{OUT}$ During Overcurrent

Product Folder Link(s): *TPS40200*

If necessary, a small R-C filter can be added to the current sensing network to reduce nuisance tripping due to noise pickup. This filter can also be used to trim the overcurrent trip point to a higher level with the addition of a single resistor. See Figure 27. The nominal overcurrent trip point using the circuit of Figure 27 is described in Equation 3.

$$I_{OC} = \frac{V_{ILIM}}{R_{ILIM}} \times \frac{R_{F1} + R_{F2}}{R_{F2}}$$

where

- I_{OC} is the overcurrent trip point, peak current in the inductor
- V_{ILIM} is the overcurrent threshold voltage for the TPS40200, typically 100 mV
- R_{ILIM} is the value of the current sense resistor in Ω
- R_{F1} and R_{F2} are the values of the scaling resistors in Ω   (3)

The value of the capacitor is determined by the nominal pulse width of the converter and the values of the scaling resistors R_{F1} and R_{F2}. It is best not to have the time constant of the filter longer than the nominal pulse width of the converter, otherwise a substantial increase in the overcurrent trip point occurs. Using this constraint, the capacitor value may be bounded by Equation 4.

$$C_F \leq \frac{\left(\dfrac{V_{OUT}}{V_{IN} \times f_{SW}} \right)}{\dfrac{(R_{F1} \times R_{F2})}{(R_{F1} + R_{F2})}}$$

where

- C_F is the value of the current limit filter capacitor in F
- V_{OUT} is the output voltage of the converter
- V_{IN} is the input voltage to the converter
- f_{SW} is the converter switching frequency
- R_{F1} and R_{F2} are the values of the scaling resistors in Ω   (4)

UDG-05071

Figure 27. Current Limit Adjustment

NOTE
The current limit resistor and its associated circuitry can be eliminated and the ISNS pin (pin 7) and the VDD pin (pin 8) are shorted. The result of this however, may result in damage to the device or PC board during an overcurrent event.

MOSFET Gate Drive

The output driver sinking current is approximately 200 mA and is designed to drive P-channel power FETs. When the driver pulls the gate charge of the FET it is controlling to –8 V, the drive current folds back to a low level so that high-power dissipation only occurs during the turn-on period of the FET. This feature is particularly valuable when turning on a FET at high input voltages where leaving the gate drive current on would otherwise cause unacceptable power dissipation.

Undervoltage Lockout Protection

Undervoltage lockout (UVLO) protection ensures proper startup of the device only when the input voltage has exceeded minimum operating voltage. Undervoltage protection incorporates hysteresis which eliminates hiccup starting in cases where input supply impedance is high.

Figure 28. Undervoltage Lockout

Undervoltage protection ensures proper startup of the device only when the input voltage has exceeded minimum operating voltage. The UVLO level is measured at the VDD pin with respect to GND. Startup voltage is typically 4.3 V with approximately 200 mV of hysteresis. The device shuts off at a nominal 4.1 V. As shown in Figure 28, when the input V_{DD} voltage rises to 4.3 V , the 1.3 V comparator's threshold voltage is exceeded and a RUN signal occurs. Feedback from the output closes the switch, and shunts the 200 kΩ resistor so that an approximately 200-mV lower voltage, or 4.1 V, is required before the part shuts down.

Product Folder Link(s): *TPS40200*

Programming the Soft-Start Time

An external capacitor C_{SS}, connected from the SS pin to ground controls the soft-start interval. An internal charging resistor connected to V_{DD} produces a rising reference voltage which is connected though a 700-mV offset to the reference input of the TPS40200 error amplifier. When the soft-start capacitor voltage (V_{CSS}) is below 150 mV, there is no switching activity. When V_{CSS} rises above the 700-mV offset, the error amplifier starts to follow V_{SST}–700 mV, and uses this rising voltage as a reference. When V_{CSS} reaches 1.4 V, the internal reference takes over, and further increases have no effect. An advantage of initiating a slow start in this fashion is that the controller cannot overshoot because its output follows a scaled version of the controller reference voltage. A conceptual drawing of the circuit that produces these results is shown in Figure 29. A consequence of the 700-mV offset is that the controller does not start switching until V_{CSS} has risen to 700 mV. The output remains at 0 V during the resulting delay. When V_{CCS} exceeds the 700-mV offset, the TPS40200 output follows the soft-start time constant. Once above 1.4 V, the 700-mV internal reference takes over, and normal operation begins.

Figure 29. Soft-Start Circuit

The slow-start time should be longer (slower) than the time constant of the output L-C filter. This time constraint may be expressed as described in Equation 5.

$$t_S \geq 2\pi \times \sqrt{L_{OUT} \times C_{OUT}}$$

(5)

The calculation of the soft-start interval is simply the time it takes the RC network to exponentially charge from 0 V to 1.4 V. An internal 105-kΩ charging resistor is connected from the SS pin to V_{SST}. For applications where the voltage is above 8 V, an internal regulator clamps the maximum charging voltage to 8 V.

The result of this is a formula for the start-up time, as shown in Equation 6.

$$t_{SS} = R_C \times C_{SS} \times \ln \times \left(\frac{V_{SST}}{V_{SST} - 1.4} \right)$$

where

- t_{SS} is the required soft-start time in seconds
- C_{SS} is the soft-start capacitor value in F
- R_c is the internal soft-start charging resistor (105 kΩ nominal)
- V_{SST} is the input voltage up to a maximum of 8 V

(6)

Voltage Setting and Modulator Gain

Since the input current to the error amplifier is negligible, the feedback impedance can be selected over a wide range. Knowing that the reference voltage is 696 mV, choose a convenient value for R1 and then calculate the value of R2 from Equation 2.

$$V_{OUT} = 0.696 \times \left(1 + \frac{R2}{R1}\right)$$

(7)

UDG-10220

Figure 30. System Gain Elements

The error amplifier has a DC open loop gain of at least 60 dB with a minimum of a 1.5-MHz gain bandwidth product which gives the user flexibility with respect to the type of feedback compensation he uses for his particular application. The gain selected by the user at the crossover frequency is set to provide an over all unity gain for the system. The crossover frequency should be selected so that the error amplifier open-loop gain is high with respect to the required closed-loop gain, ensuring that the amplifier response is determined by the passive feedback elements.

Product Folder Link(s): *TPS40200*

DESIGN EXAMPLES

Application 1: Buck Regulator, 8-to-12 V Input, 3.3 V or 5.0 V at 2.5 A Output

Overview

The buck regulator design shown in Figure 31 shows the use of the TPS40200. It delivers 2.5 A at either 3.3 or 5.0 V as selected by a single feedback resistor. It achieves approximately 90 % efficiency at 3.3 V and 94% at 5.0 V. A discussion of design tradeoffs and methodology is included to serve as a guide to the successful design of forward converters using the TPS40200.

The List of Materials for this application is given in Table 4. The efficiency and load regulation from boards built from this design are shown in Figure 32 and Figure 33. Gerber files and additional application information are available from the factory.


**Figure 31. 8-to-16 V$_{IN}$ Step-Down Buck Converter**


Figure 32. Full-Load Efficiency at 5.0 V$_{OUT}$

Figure 33. Full-Load Efficiency at 3.3 V$_{OUT}$

Component Selection

Table 3. Design Parameters

PARAMETER		TEST CONDITION	MIN	NOM	MAX	UNIT
V_{IN}	Input Voltage		8	12	16	V
V_{OUT}	Output Voltage	I_{OUT} = 2.5 A	3.2	3.3	3.4[1]	V
	Line Regulation	± 0.2 % V_{OUT}	3.293	3.300	3.307	V
	Load Regulation	± 0.2% V_{OUT}	3.293	3.300	3.307	V
V_{OUT}	Output Voltage	I_{OUT} at 2.5 A	4.85	5.0	5.150[1]	V
	Line Regulation	± 0.2% × V_{OUT}	4.99	5.00	5.01	V
	Load Regulation	± 0.2% × V_{OUT}	4.99	5.00	5.01	V
V_{RIPPLE}	Output ripple voltage	At maximum output current		60		mV
V_{OVER}	Output overshoot	For 2.5 A load transient from 2.5 A to 0.25 A		100		mV
V_{UNDER}	Output undershoot	For 2.5 A load transient from 0.25 A to 2.5 A		60		mV
I_{OUT}	Output Current		0.125		2.500	A
I_{SCP}	Short circuit current trip point		3.75		5.00	A
	Efficiency	At nominal input voltage and maximum output current		90%		
F_S	Switching frequency			300		kHz

(1)   Set point accuracy is dependent on external resistor tolerance and the device reference voltage. Line and Load regulation values are referenced to the nominal design output voltage.

FET Selection Criteria

- The maximum input voltage for this application is 16 V. Switching the inductor causes overshoot voltages that can equal the input voltage. Since the $R_{DS(on)}$ of the FET rises with breakdown voltage, select a FET with as low a breakdown voltage as possible. In this case, a 30-V FET was selected.
- The selection of a power FET size requires knowing both the switching losses and dc losses in the application. ac losses are all frequency dependent and directly related to device capacitances and device size. On the other hand, dc losses are inversely related to device size. The result is an optimum where the two types of losses are equal. Since device size is proportional to $R_{DS(on)}$, begin by selecting a device with an $R_{DS(on)}$ that results in a small loss of power relative to package thermal capability and overall efficiency objectives.
- In this application, the efficiency target is 90% and the output power 8.25 W. This gives a total power-loss budget of 0.916 W. Total FET losses must be small relative to this number.

The dc conduction loss in the FET is given by: $P_{DC} = I_{rms}^2 \times R_{DSON}$

The RMS current is given by:

$$I_{RMS} = \left(D \times \left(I_{OUT}^2 + \frac{\left(\Delta I_{P-P}\right)^2}{12} \right) \right)^{\frac{1}{2}}$$

where

- $\Delta I_{P-P} = \Delta V \times D \times \dfrac{t_S}{L_I}$
- $\Delta V = V_{IN} - V_{OUT} - \left(DCR + R_{DSON}\right) \times I_{OUT}$
- $R_{DS(on)}$ is the FET on-state resistance
- DCR is the the inductor dc resistance
- D is the duty cycle
- t_S = the reciprocal of the switching frequency

Using the values in this example, the dc power loss is 129 mW. The remaining FET losses are as follows:

- P_{SW} is the power dissipated while switching the FET on and off
- P_{gate} is the power dissipated driving the FET gate capacitance
- P_{COSS} is the power switching the FET output capacitance

The total power dissipated by the FET is the sum of these contributions.

$$P_{FET} = P_{SW} + P_{GATE} + P_{COSS} + P_{RDS(on)}$$

(8)

The P-channel FET used in this application is a FDC654P with the following characteristics:

$t_{RISE} = 13 \times 10^{-9}$ $C_{OSS} = 83 \times 10^{-12}$

$t_{FALL} = 6 \times 10^{-9}$ $Q_g = 9$ nC

$R_{DS(on)} = 0.1$ Ω $V_{GATE} = 1.9$ V

$Q_{gd} = 1.2 \times 10^{-9}$ $Q_{gs} = 1.0 \times 10^{-9}$

Using these device characteristics and Equation 9:

$$P_{SW} = \frac{f_S}{2} \times \left(V_{IN} \times I_{pk} \times t_{CHON} \right) + \frac{f_S}{2} \left(V_{IN} \times I_{pk} \times t_{CHOFF} \right) = 10 \text{ mW}$$

(9)

where $t_{CH(on)} = \dfrac{Q_{GD} \times R_G}{V_{IN} - V_{TH}}$ and $t_{CH(off)} = \dfrac{Q_{GD} \times R_G}{V_{IN}}$ are the switching times for the power FET.

$$P_{GATE} = Q_G \times V_{GATE} \times f_S \qquad\qquad = 22 \text{ mW}$$

(10)

$$P_{COSS} = \frac{C_{OSS} \times V_{IN\_MAX}^2 \times f_S}{2} \qquad\qquad = 2 \text{ mW}$$

(11)

The gate current, $I_G = Q_G \times f_S = 2.7$ mA

The sum of the switching losses is 34 mW, and is comparable to the 129 mW dc losses. At added expense, a slightly larger FET is better because the dc loss drops and the ac losses increase, with both moving toward the optimum point of equal losses.

Rectifier Selection Criteria

1. **Rectifier Breakdown Voltage**

   The rectifier has to withstand the maximum input voltage which in this case is 16 V. To allow for switching transients which can approach the switching voltage a 30 V rectifier was selected.

2. **Diode Size**

   The importance of power losses from the Schottky rectifier D2 is determined by the duty cycle. For a low duty cycle application, the rectifier is conducting most of the time, and the current that flows through it times its forward drop can be the largest component of loss in the entire controller. In this application, the duty cycle ranges from 20% to 40%, which in the worst case means that the diode is conducting 80% of the time. Where efficiency is of paramount importance, choose a diode with a minimum of forward drop. In more cost sensitive applications, size may be reduced to the point of the thermal limitations of the diode package.

   The device in this application is large relative to the current required by the application. In a more cost sensitive application, a smaller diode in a less-expensive package will provide a less-efficient but appropriate solution

   The device used has the following characteristics:
   – V_f = 0.3 V at 3 A
   – C_t = 300 pF (C_t = the effective reverse voltage capacitance of the synchronous rectifier, D2.)

   The two components of the losses from the diode D2 are:

$$P_{COND} = V_f \times \left(I_{OUT} + \frac{I_{RIPPLE}}{4}\right) \times (1-D)$$

         = 653 mW

where
–   D = the duty cycle
– I_{RIPPLE} is the ripple current
– I_{OUT} is the output current
– V_F is the forward voltage
– P_{COND} is the conduction power loss

(12)

   The switching capacitance of this diode adds an ac loss, given by:

$$P_{SW} = \frac{1}{2}\left[C \times (V_{IN} + V_f)^2 \times f\right]$$

         = 6.8 mW

   This additional loss raises the total loss to: 660 mW   (13)

   At an output voltage of 3.3 V, the application runs at a nominal duty cycle of 27%, and the diode is conducting 72.5% of the time. As the output voltage is moved up to 5 V, the on-time increases to 46% and the diode is conducting only 54% of the time during each clock cycle. This change in duty cycle proportionately reduces the conduction power losses in the diode. This reduction may be expressed as

$$660\left(\frac{0.54}{0.725}\right) = 491 \text{ mW}$$

   for a savings in power of 660 - 491 = 169 mW.

   To illustrate the relevance of this power savings we measured the full load module Efficiency for this application at 3.3 and 5 V. The 5 volt output efficiency is 92% vs. 89% for the 3.3-V design. This difference in efficiency represents a 456-mW reduction in losses between the two conditions. This 169-mW power-loss reduction in the rectifier represents 37% of the difference.

Inductor Selection Criteria

The P-channel FET driver facilitates switching the power FET at a high frequency. This, in turn, enables the use of smaller, less-expensive inductors as illustrated in this 300-kHz application. Ferrite, with its good high frequency properties, is the material of choice. Several manufacturers provide catalogs with inductor saturation currents, inductance values, and LSR's (internal resistance) for their various-sized ferrites.

In this application, the device must deliver a maximum current of 2.5 A. This requires that the output inductor's saturation current be above 2.5 A plus ½ the ripple current caused during inductor switching. The value of the inductor determines this ripple current. A low value of inductance has a higher ripple current that contributes to ripple voltage across the resistance of the output capacitors. The advantages of a low inductance are a higher transient response, lower DCR, a higher saturation current, and a smaller, less expensive part. Too low an inductor however, leads to higher peak currents which ultimately are bounded by the overcurrent limit set to protect the output FET or by output ripple voltage. Fortunately, with low ESR Ceramic capacitors on the output, the resulting ripple voltage for relatively high ripple currents can be small.

For example, a single 1-µf, 1206 size, 6.3-V, ceramic capacitor has an internal resistance of 2 Ω at 1 MHz. For this 2.5 A application, a 10% ripple current of 0.25 A produces a 50-mV ripple voltage. This ripple voltage may be further reduced by additional parallel capacitors.

The other bound on inductance is the minimum current at which the controller enters discontinuous conduction. At this point, Inductor current is zero. The minimum output current for this application is specified at 0.125 A. This average current is ½ the peak current that must develop during a minimum on time. The conditions for minimum on time are high line and low load.

Using:

$$L_{MIN} = \frac{V_{IN} - V_{OUT}}{I_{PEAK}} \times t_{ON} \qquad = 32\ \mu H$$

where

- V_{IN} = 16 V
- V_{OUT} = 3.3 V
- I_{PEAK} = 0.25 A
- t_{ON} = 0.686 µs
- t_{ON} is given by $\dfrac{1}{300\ kHz} \times \dfrac{3.3\ V}{16\ V}$

(14)

The inductor used in the circuit is the closest standard value of 33 µH. This is the minimum inductance that can be used in the converter to deliver the minimum current while maintaining continuous conduction.

Output Capacitance

In order to satisfy the output voltage over and under shoot specifications there must be enough output capacitance to keep the output voltage within the specified voltage limits during load current steps.

In a situation where a full load of 2.5 A within the specified voltage limits is suddenly removed, the output capacitor must absorb energy stored in the output inductor. This condition may be described by realizing that the energy in the stored in the inductor must be suddenly absorbed by the output capacitance. This energy relationship is written as:

$$\frac{1}{2} \times L_O I_O{}^2 \leq \frac{1}{2} \times \left[C_O \left(V_{OS}{}^2 - V_O{}^2 \right) \right]$$

where
- V_{OS} is the allowed over-shoot voltage above the output voltage
- L_O is the inductance
- I_O is the output current
- C_O is the output capacitance
- V_O is the output voltage

(15)

In this application, the worst case load step is 2.25 A and the allowed overshoot is 100 mV. With a 33-µH output inductor, this implies an output capacitance of 249 µF for a 3.3-V output and 165 µF for a 5-V output..

When the load increases from minimum to full load the output capacitor must deliver current to the load. The worst case is for a minimum on time that occurs at 16 V in and 3.3 V_{OUT} and minimum load. This corresponds to an off time of (1 – 0.2) times the period 3.3-µs and is the worst case time before the inductor can start supplying current. This situation may be represented by

$$\Delta V_O < \Delta I_O \times \frac{t_{OFFMAX}}{C_O}$$

where
- ΔV_O is the undershoot specification of 60 mV
- ΔI_O is the load current step
- $t_{OFF(max)}$ is the maximum off time

This condition produces a requirement of 100 µF for the output capacitance. The larger of these two requirements becomes the minimum value of output capacitance.

The ripple current develops a voltage across the ESR of the output capacitance, so another requirement on this component is it ESR be small relative to the ripple voltage specification.

Switching Frequency

The TPS40200 has a built in, 8-V, 200 mA, P-channel FET driver output that facilitates using P-channel switching FETs A clock frequency of 300 kHz is chosen as a switching frequency that represents a compromise between a high-frequency that allows the use of smaller capacitors and inductors but one that is not so high as to cause excessive transistor switching losses. As previously discussed, an optimum frequency can be selected by picking a value where the dc and switching losses are equal.

The frequency is set by using the design formula given in the FET Selection Criteria section.

$$R_{RC} \times C_{RC} = \frac{1}{0.105 \times f_{SW}}$$

where
- R_{RC} is the timing resistor value in Ω
- R_{RC} = 68.1 kΩ
- C_{RC} is the timing capacitor value in F
- C5 = 470 pF
- f_{SW} is the desired switching frequency in Hz
- f_{SW}= 297 kHz.

(16)

Product Folder Link(s): *TPS40200*

At a worst case of 16 V, the timing resistor draws about 250 µA which is well below the 750 µA maximum which the circuit can pull down.

Programming the Overcurrent Threshold Level

The current limit in the TSP40200 is triggered by a comparator with a 100-mV offset whose inputs are connected across a current-sense resistor between V_{CC} and the source of the high-side switching FET. When current in this resistor develops more than 100 mV, the comparator trips and terminates the output gate drive.

In this application, the current-limit resistor is set by the peak output stage current which consists of the maximum load current plus ½ the ripple current. In this case, we have 2.5 +0.125 = 2.625 A. To accommodate tolerances a 25% margin is added giving a 3.25 A peak current. Using the equation below then yields a value for R_{ILIM} of 0.03 Ω.

Current sensing in a switching environment requires attention to both circuit board traces and noise pick up. In the design shown a small RC filter has been added to the circuit to prevent switching noise from tripping the current sense comparator. The requirements of this filter are board-dependent, but with the layout used in this application, no unreasonable overcurrent is observed.

$$I_{ILIM} = \frac{0.1}{R_{ILIM}}$$

UDG-11200

Figure 34. Overcurrent Trip Circuit for R_{F2} Open

Soft Start Capacitor

The soft start interval is given (in pF) by the following equation:

$$C_{SS} = \frac{t_{SS}}{R \times \ln\left(\frac{V_{SST}}{V_{SST} - 1.4}\right)} \times 10^3$$

where
- R is an internal 105-kΩ charging resistor
- V_{CC} is the input voltage up to 8 V where the charging voltage is internally clamped. to 8 V maximum
- V_{OS} = 700 mV, and because the input voltage is 12 V, V_{SST} = 8 V.

The oscilloscope picture below shows the expected delay at the output (middle trace) until the soft-start node (bottom trace) reaches 700 mV. At this point, the output rises following the exponential rise of the soft-start capacitor voltage until the soft-start capacitor reaches 1.4 V and the internal 700-mV reference takes over. This total time is approximately 1 ms, which agrees with the calculated value of 0.95 ms where the soft start capacitance is 0.047 µF.

A.   Channel 1 is the output voltage (V_{OUT}) rising to 3.3 V
B.   Channel 2 is the soft start pin (SS)

Figure 35. Soft Start Showing Output Delay and Controlled Rise To Programmed Output Voltage

Frequency Compensation

The four elements that determine the system overall response are discussed below The gain of the error amplifier (K_{EA}) is the first of there elements. Its output develops a control voltage which is the input to the PWM.

The TPS40200 has a unique modulator that scales the peak to peak amplitude of the PWM ramp to be 0.1 times the value of the input voltage. Since modulator gain is given by V_{IN} divided by V_{RAMP}, the modulator gain is 10 and is constant at 10 (20 dB) over the entire specified input voltage range.

The last two elements that affect system gain are the transfer characteristic of the output LC filter and the feedback network from the output to the input to the error amplifier.

These four elements maybe expressed by the following expression that represents the system transfer function as shown in Figure 36.

$$T_{V(S)} = K_{FB} \times K_{EA}(S) \times K_{PWM} \times X_{LC}(S)$$

where
- K_{FB} is the output voltage setting divider
- K_{EA} is the error amplifier feedback
- K_{PWM} is the modulator gain
- X_{LC} is the filter transfer function

(17)

Figure 36. Control Loop

Product Folder Link(s): *TPS40200*

Figure 37 shows the feedback network used in this application. This is a Type II compensation network which gives a combination of good transient response and phase boost for good stability. This type of compensation has a pole at the origin causing a -20dB/decade (-1) slope followed by a zero that causes a region of flat gain followed by a final pole that returns the gain slope to -1 . The bode plot in Figure 38 shows the effect of these poles and zeros.

The procedure for setting up the compensation network is as follows:

1. Determine the break frequency of the output capacitor.
2. Select a zero frequency well below this break frequency.
3. From the gain bandwidth of the error amplifier select a cross over frequency where the amplifier gain is large relative to expected closed loop gain
4. Select a second zero well above the crossover frequency, that returns the gain slope to a -1 slope.
5. Calculate the required gain for the amplifier at crossover.

Be prepared to iterate this procedure to optimize the pole and zero locations as needed.

The frequency response of this converter is largely determined by two poles that arise from the LC output filter and a higher frequency zero caused by the ESR of the output capacitance. The poles from the output filter cause a 40 dB/decade roll off with a phase shift approaching 180 degrees followed by the output capacitor zero that reduced the roll off to -20 dB and gives a phase boost back toward 90 degrees. In other nomenclature, this is a -2 slope followed by a -1 slope. The two zeros in the compensation network act to cancel the double pole from the output filter The compensation network's two poles produce a region where the error amplifier is flat and can be set to a gain such that the overall gain of the system is zero dB. This region is set so that it brackets the system crossover frequency.

Figure 37. Error Amplifier Feedback Elements

Figure 38. Error Amplifier Bode Plot

In order to properly compensate this system, it is necessary to know the frequencies of its poles and zeros.

Step 1

The break frequency of the output capacitor is given by:

$$f_{ESR} = \frac{1}{2\pi \times R_{ESR} \times C_{OUT}}$$

where
- C = the output capacitor, 221 µF
- R_{ESR} = the ESR of the capacitors

Because of the ESR of the output capacitor, the output LC filter has a single-pole response above the 1.8-kHz break frequency of the output capacitor and its ESR. This simplifies compensation since the system becomes essentially a single pole system.

Step 2

The first zero is place well below the 1.8-kHz break frequency of the output capacitor and its ESR. The phase boost from this zero is shown in Figure 40.

$$f_{Z1} = \frac{1}{2\pi \times R_8 \times C_8}$$

where
- R_8 = 300 kΩ
- C_8 = 1500 pF
- F_{Z1} = 354 Hz

Step 3

From its minimum gain bandwidth product of 1.5 MHz, and knowing it has a 20 dB/decade roll off, the open-loop gain of the error amplifier is 33 dB at 35 kHz. This approximate frequency is chosen for a crossover frequency to keep the amplifier gain contribution to the overall system gain small, as well as following the convention of placing the crossover frequency between 1/6 to 1/10 the 300 kHz switching frequency.

Step 4

The second pole is placed well above the 35 kHz crossover frequency.

$$f_{P2} = \frac{1}{2\pi \times C_7 \times C_8 \times R_8} \times (C_7 + C_8)$$

where
- R_8 = 300 kΩ
- C_7 = 10 pF
- C_8 = 1500 pF
- f_{P2} = 53 kHz

Product Folder Link(s): TPS40200

Step 5

Calculate the gain elements in the system to determine the gain required by the error amplifier to make the over all gain 0 dB at 35 kHz.

The total gain around the voltage feedback loop is:

$$T_{V(S)} = K_{FB} \times K_{EA}(S) \times K_{PWM} \times X_{LC}(S)$$

where
- K_{FB} is the output voltage setting divider
- K_{EA} is the error amplifier feedback
- K_{PWM} is the modulator gain
- X_{LC} is the filter transfer function

With reference to the graphic below, the output filter's transfer characteristic XLC (S) can be estimated by the following:

Figure 39. Output Filter Analysis

$$X_{LC}(S) = \frac{Z_{OUT}(S)}{Z_{OUT}(S) + Z_L(S) + R_{SW} \times D + R_{SR} \times (1-D)}$$

where
- Z_{OUT} is the parallel combination of output capacitor(s) and the load
- R_{SW} is the $R_{DS(on)}$ of the switching FET plus the current-sense resistor
- R_{SR} is the resistance of the synchronous rectifier
- D is the duty cycle estimated as 3.3 / 12 = 0.27

To evaluate $X_{LC}(S)$ at 35 kHz use the following:
- $Z_{OUT}(s)$ at 35 kHz, which is dominated by the output capacitor's ESR; estimated to be 400 mΩ
- $Z_L(s)$ at 35 kHz is 7.25 Ω
- R_{SW} = 0.95 mΩ, including the R_{LIM} resistance
- R_{SR} = 100 mΩ

Using these numbers, $X_{LC}(S)$ = 0.04 or –27.9 db.

The feedback network has a gain to the error amplifier given by:

$$K_{fb} = \frac{R_{10}}{R_6}$$

where
- for 3.3 V_{OUT}, R6 = 26.7 kΩ

Using the values in this application, K_{fb} = 11.4 dB.

The modulator has a gain of 10 that is flat to well beyond 35 kHz, so K_{PWM} = 20 dB.

To achieve 0 db overall gain, the amplifier and feedback gain must be set to 7.9 db (20 db – 27.9db)

The amplifier gain, including the feedback gain, K_{fb}, can be approximated by this expression:

$$\frac{V_{OUT}}{V_{IN}}(S) = \frac{A_{VOL}}{1 + \dfrac{R_{10}}{R_8} + \dfrac{R_{10}}{Z_{FS}} \times (1 + A_{VOL})}$$

where

- Z_{fs} is the parallel combination of C_7 in parallel with the sum of R_8 and the impedance of C_8.
- A_{VOL} is the open-loop gain of the error amplifier at 35 kHz, which is 44.6, or 33 db.

Figure 40 shows the result of the compensation. The crossover frequency is 35 kHz and the phase margin is 45 degrees. The response of the system is dominated by the ESR of the output capacitor and is exploited to produce an essentially single-pole system with simple compensation.

Figure 40. Overall System Gain and Phase Response

Figure 40 also shows the phase boost that gives the system a crossover phase margin of 47°.

The bill of materials for this application is shown below. The efficiency and load regulation from boards built from this design are shown in the following two figures. Gerber PC layout files and additional application information are available from the factory.

Table 4. List of Materials, Buck Regulator, 12 V to 3.3 V and 5.0 V

Ref. Des.	Value	Description	Size	Mfr.	Part Number
C1	100 µF	Capacitor, Aluminum, SM, 25-V, 0.3 Ω	8 x 10 mm	Sanyo	20SVP100M
C12	220 µF	Capacitor, Aluminum, SM, 6.3-V, 0.4 Ω	8 x 6.2 mm	Panasonic	EEVFC0J221P
C13	100 pF	Capacitor, Ceramic, 50V, [COG], [20%]	603	muRata	Std.
C3	0.1 pF	Capacitor, Ceramic, 50V, [X7R], [20%]	603	muRata	Std.
C2, C11	1 µF	Capacitor, Ceramic, 50V, [X7R], [20%]	603	muRata	Std.
C4, C5	470 pF	Capacitor, Ceramic, 50V, [X7R], [20%]	603	muRata	Std.
C6	0.047 µF	Capacitor, Ceramic, 50V, [X7R], [20%]	603	muRata	Std.
C7	10 pF	Capacitor, Ceramic, 50V, [COG], [20%]	603	muRata	Std.
C8	1500 pF	Capacitor, Ceramic, 50V, [X7R], [20%]	603	muRata	Std.
D1	12 V	Diode, Zener, 12-V, 350-mW	SOT23	Diodes, Inc.	BZX84C12T
D2		Diode, Schottky, 30-A, 30-V	SMC	On Semi	MBRS330T3
D3	12 V	Diode Zener 12-V 5 mA	VMD2	Rohm	VDZT2R12B
J1,J3		Terminal Block 4-Pin 15-A 5.1-mm	0.8 x 0.35	OST	ED2227
J2		Header, 2-pin, 100-mil spacing, (36-pin strip)	0.100 x 2	Sullins	PTC36SAAN
L1	33 µH	Inductor, SMT, 3.2 A, .039 Ω	12.5 x 12.5 mm	TDK	SLF12575T330M3R2PF
PCB		2 Layer PCB 2 Ounce Cu	1.4 x 2.12 x 0.062		HPA164
Q1		Trans, N-Chan Enhancement Switching, 50 mA	SOT-143B	Phillips	BSS83
Q2		MOSFET, P-ch, 30-V, 3.6-A, 75-mΩ	SuperSOT-6	Fairchild	FDC654P
U1		IC, Low Cost Non-Sync Buck Controller	SO-8	TI	TPS40200D
R1	10 Ω	Resistor, Chip, 1/16 W, 1%	603	Std.	Std.
R10	100 kΩ	Resistor, Chip, , 1/16W, 1%	603	Std.	Std.
R11	10 kΩ	Resistor, Chip, 1/16 W, 1%	603	Std.	Std.
R12	1 MΩ	Resistor, Chip, 1/16 W, 1%	603	Std.	Std.
R13	49.9 Ω	Resistor, Chip, 1/16 W, 1%	603	Std.	Std.
R2	0.02 Ω	Resistor, Chip, ½ W, 5%	2010	Std.	Std.
R3	68.1 kΩ	Resistor, Chip, 1/16 W, 1%	603	Std.	Std.
R4	2.0 kΩ	Resistor, Chip, 1/16 W, 1%	603	Std.	Std.
R5	0 Ω	Resistor, Chip, 1/16 W, 1%	603	Std.	Std.
R6	26.7 kΩ	Resistor, Chip, 1/16 W, 1%	603	Std.	Std.
R7	1.0 kΩ	Resistor, Chip, 1/16 W, 1%	603	Std.	Std.
R8	300 kΩ	Resistor, Chip, 1/16 W, 1%	603	Std.	Std.

PC Board Plots

The following figures Figure 41 through Figure 43 show the design of the TPS40200EVM-001 printed circuit board The design uses 2-layer, 2oz copper and is 1.4" x 2.3" in size All components are mounted on the top side to allow the user to easily view, probe, and evaluate the TPS40200 control IC in a practical application. Moving components to both sides of the printed circuit board (PCB) or using additional internal layers can offer additional size reduction for space constrained applications

**Figure 41. TPS40200EVM-001 Component Placement (Viewed from Top)**

Figure 42. TPS40200EVM001 Top Copper (Viewed from Top)

Figure 43. TPS40200EVM-001 Bottom Copper (X-Ray View from Top)

Application 2: 18 - 50 V Input, 16 V at 1 A Output

This is an example of using the TPS40200 in a higher voltage application. The output voltage is 16 V at 1 A with an 18 to 50 V input. Module boards built to this schematic and a test report are available from the factory. Some of the test results are shown below.

Test Results

The following two curves demonstrate some of the performance obtained from this application. Further information and support material is available from the factory.

Figure 44. Buck Converter. V_{IN} = 18 - 50; V_{OUT} = 16 V @ 1 A

Figure 45. Efficiency vs. Load

Figure 46. 17604Load Regulation, Two Input Voltage Extremes

Product Folder Link(s): *TPS40200*

Application 3: Wide Input Voltage LED Constant Current Driver

This application uses the TPS40200 as a buck controller that drives a string of LED diodes. The feedback point for this circuit is a sense resistor in series with this string. The low 0.7-V reference minimizes power wasted in this resistor, and maintains the LED current at a value given by $0.7/R_{SENSE}$. As the input voltage is varied, the duty cycle changes to maintain the LED current at a constant value so that the light intensity does not change with large input voltage variations.



Figure 47. Wide Input Voltage Range LED Driver

Figure 48. Efficiency vs Input Voltage

DESIGN REFERENCES

PC BOARD LAYOUT RECOMMENDATIONS

Figure 49. PC Board Layout Recommendations

Copyright © 2006–2012, Texas Instruments Incorporated

Product Folder Link(s): *TPS40200*

Layout Hints

- Keep the ac current loops as short as possible. For the maximum effectiveness from C3, place it near the VDD pin of the controller and design the input ac loop consisting of C1-R_{SENSE}-Q1-D1 to be as short as possible. Excessive high frequency noise on VDD during switching degrades overall regulation as the load increases.
- Keep the output loop A (D1-L1-C2) as small as possible. A larger loop can degrade the application output noise performance.
- Traces carrying large ac currents should NOT be connected through a ground plane. Instead, use PCB traces on the top layer to conduct the ac current and use the ground plane as a noise shield. Split the ground plane as necessary to keep noise away from the TPS40200 and noise sensitive areas such as feedback resistors R6, and R10.
- Keep the SW node as physically small as possible to minimize parasitic capacitance and to minimize radiated emissions
- For good output voltage regulation, Kelvin connections should be brought from the load to R6 and R10.
- The trace from the R6-R10 junction to the TPS40200 should be short and kept away from any noise source (such as the SW node).
- The gate drive trace should be as close as possible. to the power FET gate

Related Devices

DEVICE NUMBER	DESCRIPTION
TPS4007	Low Input Synchronous Buck Controller
TPS4009	
TL5001	Wide Input Range Controller
TPS40057	Wide input (8V to 40V) Synchronous Buck Controller
TPS40190	Low Pin Count Synchronous Buck Controller
TPS40192	– 4.5 V to 18 V Low Pin Count Synchronous Buck Controller
TPS40193	

Reference Documents

- *Under the Hood of Low Voltage DC/DC Converters* – SEM1500 Topic 5 – 2002 Seminar Series
- *Understanding Buck Power Stages in Switchmode Power Supplies* – SLVA057 - March 1999
- *Design and Application Guide for High Speed MOSFET Gate Drive Circuits*- SEM 1400 – 2001 Seminar Series
- *Designing Stable Control Loops* - SEM 1400 – 2001 Seminar Series
- http://power.ti.com

PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp (3)	Op Temp (°C)	Top-Side Markings (4)	Samples
TPS40200D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	40200	Samples
TPS40200DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	40200	Samples
TPS40200DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	40200	Samples
TPS40200DRBR	ACTIVE	SON	DRB	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4200	Samples
TPS40200DRBT	ACTIVE	SON	DRB	8	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 85	4200	Samples
TPS40200DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	40200	Samples
TPS40200GDR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	40200	Samples

(1) The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF TPS40200 :

• Automotive: TPS40200-Q1

• Enhanced Product: TPS40200-EP

NOTE: Qualified Version Definitions:

   • Automotive - Q100 devices qualified for high-reliability automotive applications targeting zero defects

   • Enhanced Product - Supports Defense, Aerospace and Medical Applications

PACKAGE MATERIALS INFORMATION

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TAPE DIMENSIONS

A0	Dimension designed to accommodate the component width	
B0	Dimension designed to accommodate the component length	
K0	Dimension designed to accommodate the component thickness	
W	Overall width of the carrier tape	
P1	Pitch between successive cavity centers	

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
TPS40200DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
TPS40200DRBR	SON	DRB	8	3000	330.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS40200DRBT	SON	DRB	8	250	180.0	12.4	3.3	3.3	1.1	8.0	12.0	Q2
TPS40200GDR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

![Texas Instruments logo] **PACKAGE MATERIALS INFORMATION**

TAPE AND REEL BOX DIMENSIONS

*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TPS40200DR	SOIC	D	8	2500	340.5	338.1	20.6
TPS40200DRBR	SON	DRB	8	3000	367.0	367.0	35.0
TPS40200DRBT	SON	DRB	8	250	210.0	185.0	35.0
TPS40200GDR	SOIC	D	8	2500	340.5	338.1	20.6

DRB (S−PVSON−N8)   PLASTIC SMALL OUTLINE NO−LEAD

3,15
2,85   A

B

3,15
2,85

PIN 1 INDEX AREA
TOP AND BOTTOM

1,00
0,80

0,20 REF.

SEATING PLANE

0,08

0,05
0,00   C

8X 0,50
0,30

0,65

1   4

THERMAL PAD

SIZE AND SHAPE
SHOWN ON SEPARATE SHEET

8   5   8X 0,37
0,25

⊕ | 0,10 Ⓜ | C | A | B
  | 0,05 Ⓜ | C

Bottom View

4203482−2/K 06/12

NOTES: A.   All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M−1994.
         B.   This drawing is subject to change without notice.
         C.   Small Outline No−Lead (SON) package configuration.
         D.   The package thermal pad must be soldered to the board for thermal and mechanical performance.
         E.   See the additional figure in the Product Data Sheet for details regarding the exposed thermal pad features and dimensions.

DRB (S−PVSON−N8)   PLASTIC SMALL OUTLINE NO−LEAD

THERMAL INFORMATION

This package incorporates an exposed thermal pad that is designed to be attached directly to an external heatsink. The thermal pad must be soldered directly to the printed circuit board (PCB). After soldering, the PCB can be used as a heatsink. In addition, through the use of thermal vias, the thermal pad can be attached directly to the appropriate copper plane shown in the electrical schematic for the device, or alternatively, can be attached to a special heatsink structure designed into the PCB. This design optimizes the heat transfer from the integrated circuit (IC).

For information on the Quad Flatpack No−Lead (QFN) package and its advantages, refer to Application Report, QFN/SON PCB Attachment, Texas Instruments Literature No. SLUA271. This document is available at www.ti.com.

The exposed thermal pad dimensions for this package are shown in the following illustration.

PIN 1 ORIENTATION FEATURE MAY VARY

Exposed Thermal Pad

1   4

8   5

1,65±0,10

2,40±0,10

Bottom View

Exposed Thermal Pad Dimensions

4206340−3/N 09/12

NOTE: All linear dimensions are in millimeters

DRB (S−PVSON−N8)   PLASTIC SMALL OUTLINE NO−LEAD

Example Board Layout

Note D

6x0,65

2,40

1,65   2,95

Example Stencil Design
0,125mm Stencil Thickness
(Note E)

0,3   6x0,65

R0,15

4x1,0

0,25   4x0,65

0,25

0,8   2,95

66% Printed Solder Coverage by Area

Non Solder Mask Defined Pad

R0,175

0,85   +

Example
Solder Mask Opening
(Note F)

Pad Geometry
(Note C)

0,07
all around

0,35

Center Pad Layout
(Note D)

Note D

5x⌀0,3

0,5

1,0

0,75

1,5

4207048−3/J 09/12

NOTES: A. All linear dimensions are in millimeters.
        B. This drawing is subject to change without notice.
        C. Publication IPC−7351 is recommended for alternate designs.
        D. This package is designed to be soldered to a thermal pad on the board. Refer to Application Note, QFN
            Packages, Texas Instruments Literature No. SLUA271, and also the Product Data Sheets
            for specific thermal information, via requirements, and recommended board layout. These documents are available at
            www.ti.com <http://www.ti.com>.
        E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
            contact their board assembly site for stencil design recommendations. Refer to IPC 7525 for stencil design considerations.
        F. Customers should contact their board fabrication site for solder mask tolerances.

TEXAS
INSTRUMENTS
www.ti.com

D (R−PDSO−G8)   PLASTIC SMALL OUTLINE

0.197 (5,00)
0.189 (4,80)
⟨C⟩

8   5

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)   ⟨D⟩
0.150 (3,80)

Pin 1
Index Area

1   4

0.050 (1,27)   0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max   0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

Gauge Plane   ⌒ 0.004 (0,10)

Seating Plane

0.010 (0,25)   0°−8°

0.050 (1,27)
0.016 (0,40)

4040047−3/M   06/11

NOTES: A.   All linear dimensions are in inches (millimeters).
         B.   This drawing is subject to change without notice.
         ⟨C⟩ Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall
              not exceed 0.006 (0,15) each side.
         ⟨D⟩ Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
         E.   Reference JEDEC MS−012 variation AA.

TEXAS INSTRUMENTS
www.ti.com

D (R−PDSO−G8)   PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

Stencil Openings
(Note D)

6x1,27

8x0,55

8x1,50

6x1,27

5,40

5,40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

0,60

1,55

Example
Solder Mask Opening
(See Note E)

0,07

All Around

4211283−2/E   08/12

NOTES: A.   All linear dimensions are in millimeters.
          B.   This drawing is subject to change without notice.
          C.   Publication IPC−7351 is recommended for alternate designs.
          D.   Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should
               contact their board assembly site for stencil design recommendations. Refer to IPC−7525 for other stencil recommendations.
          E.   Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

IMPORTANT NOTICE

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	**TI E2E Community**	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		