
- Low r<sub>DS(on)</sub> . . . 5 Ω Typical
- Avalanche Energy . . . 30 mJ
- Eight Power DMOS-Transistor Outputs of 150-mA Continuous Current
- 500-mA Typical Current-Limiting Capability
- Output Clamp Voltage . . . 50 V
- Devices Are Cascadable
- Low Power Consumption


# description

The TPIC6B595 is a monolithic, high-voltage, medium-current power 8-bit shift register designed for use in systems that require relatively high load power. The device contains a built-in voltage clamp on the outputs for inductive transient protection. Power driver applications include relays, solenoids, and other medium-current or high-voltage loads.

This device contains an 8-bit serial-in, parallel-out shift register that feeds an 8-bit D-type storage register. Data transfers through both the shift and storage registers on the rising edge of the shift-register clock (SRCK) and the register clock (RCK), respectively. The storage register transfers data to the output buffer when shiftregister clear (SRCLR) is high. When SRCLR is low, the input shift register is cleared. When output enable (G) is held high, all data in the output buffers is held low and all drain outputs are off. When G is held low, data from the storage register is transparent to the output buffers. When data in the output buffers is low, the DMOS-transistor outputs are off. When data is high, the DMOStransistor outputs have sink-current capability. The serial output (SER OUT) allows for cascading of the data from the shift register to additional devices.



logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Outputs are low-side, open-drain DMOS transistors with output ratings of 50 V and 150-mA continuous sink-current capability. Each output provides a 500-mA typical current limit at  $T_C$  = 25°C. The current limit decreases as the junction temperature increases for additional device protection.

The TPIC6B595 is characterized for operation over the operating case temperature range of -40°C to 125°C.


SLIS032 - APRIL 1994 - REVISED JULY 1995

# logic diagram (positive logic)





# schematic of inputs and outputs



# absolute maximum ratings over recommended operating case temperature range (unless otherwise noted)†

Logic supply voltage, V <sub>CC</sub> (see Note 1)	7 V
Logic input voltage range, V <sub>1</sub>	0.3 V to 7 V
Power DMOS drain-to-source voltage, V <sub>DS</sub> (see Note 2)	50 V
Continuous source-to-drain diode anode current	500 mA
Pulsed source-to-drain diode anode current (see Note 3)	1 A
Pulsed drain current, each output, all outputs on, $I_D$ , $T_C = 25$ °C (see Note 3).	500 mA
Continuous drain current, each output, all outputs on, I <sub>D</sub> , T <sub>C</sub> = 25°C	150 mA
Peak drain current single output, I <sub>DM</sub> ,T <sub>C</sub> = 25°C (see Note 3)	500 mA
Single-pulse avalanche energy, E <sub>AS</sub> (see Figure 4)	30 mJ
Avalanche current, I <sub>AS</sub> (see Note 4)	500 mA
Continuous total dissipation	See Dissipation Rating Table
Operating virtual junction temperature range, T <sub>J</sub>	40°C to 150°C
Operating case temperature range, T <sub>C</sub>	40°C to 125°C
Storage temperature range	65°C to 150°C
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. All voltage values are with respect to GND.
  - 2. Each power DMOS source is internally connected to GND.
  - 3. Pulse duration  $\leq$  100  $\mu$ s and duty cycle  $\leq$  2%.
  - 4. DRAIN supply voltage = 15 V, starting junction temperature (TJS) = 25°C, L = 200 mH, IAS = 0.5 A (see Figure 4).

# **DISSIPATION RATING TABLE**

PACKAGE	$T_C \le 25$ °C DERATING FACTOR POWER RATING ABOVE $T_C = 25$ °C		T <sub>C</sub> = 125°C POWER RATING		
DW	1389 mW	11.1 mW/°C	278 mW		
N	1050 mW	10.5 mW/°C	263 mW		



SLIS032 - APRIL 1994 - REVISED JULY 1995

# recommended operating conditions

	MIN	MAX	UNIT
Logic supply voltage, V <sub>CC</sub>	4.5	5.5	٧
High-level input voltage, V <sub>IH</sub>	0.85 V <sub>CC</sub>		٧
Low-level input voltage, V <sub>IL</sub>		0.15 V <sub>CC</sub>	٧
Pulsed drain output current, T <sub>C</sub> = 25°C, V <sub>CC</sub> = 5 V (see Notes 3 and 5)	-500	500	mA
Setup time, SER IN high before SRCK↑, t <sub>SU</sub> (see Figure 2)	20		ns
Hold time, SER IN high after SRCK↑, t <sub>h</sub> (see Figure 2)	20		ns
Pulse duration, t <sub>W</sub> (see Figure 2)	40		ns
Operating case temperature, T <sub>C</sub>	-40	125	°C

# electrical characteristics, $V_{CC}$ = 5 V, $T_{C}$ = 25°C (unless otherwise noted)

	PARAMETER	TEST COND	ITIONS	MIN	TYP	MAX	UNIT
V <sub>(BR)DSX</sub>	Drain-to-source breakdown voltage	I <sub>D</sub> = 1 mA		50			V
V <sub>SD</sub>	Source-to-drain diode forward voltage	IF = 100 mA			0.85	1	V
Vall	High-level output voltage,	$I_{OH} = -20 \mu\text{A}, \ V_{CC} = 4.5 \text{V}$		4.4	4.49		V
Vон	SER OUT	$I_{OH} = -4 \text{ mA}, V_{CC} = 4.5 \text{ V}$		4	4.2		V
Val	Low-level output voltage,	$I_{OL} = 20 \mu A$ , $V_{CC} = 4.5 V$			0.005	0.1	V
VOL	SER OUT	$I_{OL} = 4 \text{ mA},  V_{CC} = 4.5 \text{ V}$			0.3	0.5	٧
Iн	High-level input current	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = V <sub>CC</sub>				1	μΑ
IIL	Low-level input current	V <sub>CC</sub> = 5.5 V, V <sub>I</sub> = 0				-1	μΑ
1	Logio quanty querant	V <sub>CC</sub> = 5.5 V	All outputs off		20	100	^
lcc	Logic supply current	VCC - 5.5 V	All outputs on		150	300	μΑ
ICC(FRQ)	Logic supply current at frequency	fSRCK = 5 MHzCL = 30 pF, All outputs off,	See Figures 2 and 6		0.4	5	mA
IN	Nominal current	V <sub>DS(on)</sub> = 0.5 V, I <sub>N</sub> = I <sub>D</sub> , T <sub>C</sub> = 85°C	See Notes 5, 6, and 7		90		mA
1=	Off-state drain current	$V_{DS} = 40 \text{ V},  V_{CC} = 5.5 \text{ V}$			0.1	5	^
IDSX	On-state drain current	$V_{DS} = 40 \text{ V},  V_{CC} = 5.5 \text{ V},$	T <sub>C</sub> = 125°C		0.15	8	μΑ
		$I_D = 100 \text{ mA},  V_{CC} = 4.5 \text{ V}$			4.2	5.7	
r <sub>DS(on)</sub>	Static drain-source on-state resistance	I <sub>D</sub> = 100 mA, T <sub>C</sub> = 125°C, V <sub>CC</sub> = 4.5 V	See Notes 5 and 6 and Figures 7 and 8		6.8	9.5	Ω
		I <sub>D</sub> = 350 mA, V <sub>CC</sub> = 4.5 V	]		5.5	8	

NOTES: 3. Pulse duration  $\leq$  100  $\mu$ s and duty cycle  $\leq$  2%.

- 5. Technique should limit T<sub>J</sub> T<sub>C</sub> to 10°C maximum.
- 6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.
- 7. Nominal current is defined for a consistent comparison between devices from different sources. It is the current that produces a voltage drop of 0.5 V at T<sub>C</sub> = 85°C.




# switching characteristics, $V_{CC}$ = 5 V, $T_{C}$ = 25°C

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>PLH</sub>	Propagation delay time, low-to-high-level output from $\overline{G}$	150			ns	
tPHL	Propagation delay time, high-to-low-level output from $\overline{G}$	C <sub>L</sub> = 30 pF, I <sub>D</sub> = 100 mA,		90		ns
t <sub>r</sub>	Rise time, drain output	See Figures 1, 2, and 9		200		ns
tf	Fall time, drain output			200		ns
ta	Reverse-recovery-current rise time	I <sub>F</sub> = 100 mA, di/dt = 20 A/μs,		100		ns
t <sub>rr</sub>	Reverse-recovery time	See Notes 5 and 6 and Figure 3		300		<u> </u>

- NOTES: 5. Technique should limit T<sub>J</sub> T<sub>C</sub> to 10°C maximum.
  - 6. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

# thermal resistance

PARAMETER		TEST CONDITIONS	MIN	MAX	UNIT
R <sub>θJA</sub> Thermal resistance, junction-to-ambient	DW package	All 8 outputs with equal power		90	°c/W
	N package	All o outputs with equal power		95	C/VV




NOTES: A. The word generator has the following characteristics:  $t_{\Gamma} \le 10$  ns,  $t_{W} = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_{O} = 50 \ \Omega$ .

B. CL includes probe and jig capacitance.

Figure 1. Resistive-Load Test Circuit and Voltage Waveforms


#### PARAMETER MEASUREMENT INFORMATION



NOTES: A. The word generator has the following characteristics:  $t_{\Gamma} \le 10$  ns,  $t_{W} = 300$  ns, pulsed repetition rate (PRR) = 5 kHz,  $Z_{O} = 50 \ \Omega$ .

B. CL includes probe and jig capacitance.

Figure 2. Test Circuit, Switching Times, and Voltage Waveforms




NOTES: A. The DRAIN terminal under test is connected to the TP K test point. All other terminals are connected together and connected to the TP A test point.

B. The V<sub>GG</sub> amplitude and R<sub>G</sub> are adjusted for di/dt = 20 A/ $\mu$ s. A V<sub>GG</sub> double-pulse train is used to set I<sub>F</sub> = 0.1 A, where t<sub>1</sub> = 10  $\mu$ s, t<sub>2</sub> = 7  $\mu$ s, and t<sub>3</sub> = 3  $\mu$ s.

Figure 3. Reverse-Recovery-Current Test Circuit and Waveforms of Source-to-Drain Diode



#### PARAMETER MEASUREMENT INFORMATION




NOTES: A. The word generator has the following characteristics:  $t_r \le 10$  ns,  $t_f \le 10$  ns,  $t_O = 50 \Omega$ .

B. Input pulse duration,  $t_W$ , is increased until peak current  $I_{AS}$  = 0.5 A. Energy test level is defined as  $E_{AS}$  =  $I_{AS} \times V_{(BR)DSX} \times t_{aV}/2$  = 30 mJ.


Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms

# TYPICAL CHARACTERISTICS



### TYPICAL CHARACTERISTICS

#### DRAIN-TO-SOURCE ON-STATE RESISTANCE



# STATIC DRAIN-TO-SOURCE ON-STATE RESISTANCE





Figure 7 Figure 8

# juic ?



NOTE C. Technique should limit  $T_J - T_C$  to 10°C maximum.



# THERMAL INFORMATION

# **MAXIMUM CONTINUOUS** DRAIN CURRENT OF EACH OUTPUT NUMBER OF OUTPUTS CONDUCTING **SIMULTANEOUSLY** 0.45 VCC = 5 V - Maximum Continuous Drain Current of Each Output - A 0.4 0.35 0.3 0.25 T<sub>C</sub> = 25°C 0.2 0.15 T<sub>C</sub> = 100°C 0.1 T<sub>C</sub> = 125°C 0.05 0 2 5 6 7 8 N - Number of Outputs Conducting Simultaneously

Figure 10




Figure 11

#### **IMPORTANT NOTICE**

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated