
- Two 7.5-A Independent Output Channels, Continuous Current Per Channel
- Low r_{DS(on)} . . . 0.09 Ω Typical
- Output Voltage . . . 60 V
- Pulsed Current . . . 15 A Per Channel
- Avalanche Energy . . . 120 mJ


description

The TPIC2202 is a monolithic power DMOS array that consists of two independent N-channel enhancement-mode DMOS transistors connected in a common-source configuration with open drains.


schematic



KC PACKAGE (TOP VIEW)



The tab is electrically connected to SOURCE.



absolute maximum ratings over operating case temperature range (unless otherwise noted)

| Drain-source voltage, V _{DS} | 60 V |
|--|---------------------------|
| Gate-source voltage, V _{GS} | $\dots \dots \pm 20 \ V$ |
| Continuous source-drain diode current | 7.5 A |
| Pulsed drain current, each output, all outputs on, I _D (see Note 1) | 15 A |
| Continuous drain current, each output, all outputs on | 7.5 A |
| Single-pulse avalanche energy, E _{AS} (see Figure 4) | 120 mJ |
| Continuous power dissipation at (or below) T _A = 25°C (see Note 2) | 2 W |
| Continuous power dissipation at (or below) $T_C = 75^{\circ}C$, all outputs on (see Note 2) | 31 W |
| Operating virtual junction temperature range, T _J | |
| Operating case temperature range, T _C | -40°C to 125°C |
| Storage temperature range, T _{stq} | |
| Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds | 260°C |

NOTES: 1. Pulse duration = 10 ms, duty cycle = 6%

2. For operation above 25°C free-air temperature, derate linearly at the rate of 16 mW/°C. For operation above 75°C case temperature, and with all outputs conducting, derate linearly at the rate of 0.42 W/°C. To avoid exceeding the design maximum virtual junction temperature, these ratings should not be exceeded.

SLIS017 - SEPTEMBER 1992

electrical characteristics, $T_C = 25^{\circ}C$ (unless otherwise noted)

| | PARAMETER | | TEST COND | ITIONS | | MIN | TYP | MAX | UNIT |
|---------------------|---|--|---|------------------------|------------------------|------|------|-------|------|
| V _{(BR)DS} | Drain-source breakdown voltage | I _D = 1 μA, V _{GS} = 0 | | | 60 | | | V | |
| VTGS | Gate-source threshold voltage | I _D = 1 mA, | V _{DS} = V _{GS} | | | 1.2 | 1.75 | 2.4 | V |
| V _{DS(on)} | Drain-source on-state voltage | I _D = 7.5 A, | V _{GS} = 15 V, | See Note: | s 3 and 4 | | 0.68 | 0.94 | ٧ |
| Inna | Zero-gate-voltage drain current | T T | | T _C = 25°C | | 0.07 | 1 | | |
| IDSS | Zero-gate-voltage drain current | $V_{DS} = 48 V_{,}$ | $V_{DS} = 48 \text{ V}, V_{GS} = 0$ | T _C = 125°C | | 1.3 | 10 | μΑ | |
| IGSSF | Forward gate current, drain short circuited to source | V _{GS} = 20 V, | V _{DS} = 0 | | | | 10 | 100 | nA |
| IGSSR | Reverse gate current, drain short circuited to source | V _{GS} = -20 V, | V _{DS} = 0 | | | | 10 | 100 | nA |
| w | Static drain-source on-state | V _{GS} = 15 V, | I _D = 7.5 A, | | T _C = 25°C | | 0.09 | 0.125 | Ω |
| rDS(on) | resistance | See Notes 3 an | nd $\overline{4}$ and Figures 5 and 6 | | T _C = 125°C | | 0.15 | 0.21 | 52 |
| 9fs | Forward transconductance | V _{DS} = 15 V, | I _D = 5 A, See Notes 3 and 4 | | 2.5 | 4.7 | | S | |
| C _{iss} | Short-circuit input capacitance, common source | | | | | | 490 | | |
| Coss | Short-circuit output capacitance, common source | V _{DS} = 25 V, | DS = 25 V, V _{GS} = 0, f = 300 kHz | | | 285 | | pF | |
| C _{rss} | Short-circuit reverse transfer capacitance, common source | | | | | | 90 | - | |

NOTES: 3. Technique should limit $T_J - T_C$ to 10°C maximum.

source-drain diode characteristics, $T_C = 25^{\circ}C$

| | PARAMETER | TEST CONDITIONS | | | MIN | TYP | MAX | UNIT |
|-----------------|---------------------------------|--|---|-------------------|-----|-----|-----|------|
| V _{SD} | Forward on voltage | . 75.4 | ., . | 1:/-14 400 4/ - | | 0.8 | 1.3 | V |
| t _{rr} | Reverse recovery time | I _S = 7.5 A, V _{DS} = 48 V, | V _{GS} = 0, /, See Figure 1 | di/dt = 100 A/μs, | | 200 | | ns |
| Q _{RR} | Total source-drain diode charge | | | | | 1.5 | | μC |

resistive-load switching characteristics, $T_C = 25^{\circ}C$

| | PARAMETER | TEST CONDITIONS | | | | TYP | MAX | UNIT |
|---------------------|----------------------------|---|----------------------|--------------------------|--|------|-----|------|
| t _{d(on)} | Turn-on delay time | | | | | 12 | | |
| t _{d(off)} | Turn-off delay time | V _{DD} = 25 V, | $R_L = 6.7 \Omega$, | t _{en} = 10 ns, | | 100 | | ns |
| t _r | Rise time | | See Figure 2 | | | 43 | | 115 |
| tf | Fall time | | | | | 5 | | |
| Qg | Total gate charge | | | | | 13.6 | 18 | |
| Qgs | Gate-source charge | V _{DD} = 48 V, See Figure 3 | $I_D = 2.5 A,$ | V_{GS} = 10 V, | | 8.3 | 11 | nC |
| Qgd | Gate-drain charge |] | | | | 5.3 | 7 | |
| LD | Internal drain inductance | | | | | 7 | | nH |
| LS | Internal source inductance | | | | | 7 | | ШП |


thermal resistance

| | PARAMETER TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|-----------------|--|------------------------------|-----|-----|------|------|
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | All outputs with equal power | | | 62.5 | °C/W |
| $R_{\theta JC}$ | Junction-to-case thermal resistance | All outputs with equal power | | | 2.4 | °C/W |
| | | One output dissipating power | | | 3.3 | °C/W |



^{4.} These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

PARAMETER MEASUREMENT INFORMATION



NOTE A: IRM = maximum recovery current

Figure 1. Reverse-Recovery-Current Waveforms of Source-Drain Diode




Figure 2. Test Circuit and Voltage Waveforms, Resistive Switching

PARAMETER MEASUREMENT INFORMATION





Figure 3. Gate Charge Test Circuit and Waveform



NOTES: A. The pulse generator has the following characteristics: $t_f \le 10$ ns, $t_f \le 10$ ns, $t_O = 50$ Ω .

B. Input pulse duration (t_W) is increased until peak current IAS = 7.5 A.

Energy test level is defined as
$$E_{AS} = \frac{I_{AS} \times V_{(BR)DSX} \times t_{av}}{2} = 120 \text{ mJ min.}$$

Figure 4. Single-Pulse Avalanche Energy Test Circuit and Waveforms

TYPICAL CHARACTERISTICS

STATIC DRAIN-SOURCE ON-STATE RESISTANCE




Figure 5




Figure 7

STATIC DRAIN-SOURCE ON-STATE RESISTANCE




Figure 6

DRAIN CURRENT vs





Figure 8

TYPICAL CHARACTERISTICS









Figure 10



REVERSE RECOVERY TIME REVERSE di/dt 300 T_C = 25°C t_{rr} - Reverse-Recovery Time - ns 250 200 150 100 50 0 100 500 200 300 400 Reverse di/dt - A/µs

Figure 12




Figure 13. Resistive Switching Waveforms

THERMAL INFORMATION




Figure 14





Figure 15

THERMAL INFORMATION

NORMALIZED TRANSIENT THERMAL IMPEDANCE

SQUARE-WAVE PULSE DURATION



NOTES: $Z_{\theta JC}(t) = r(t) R_{\theta JC}$ $t_W = \text{pulse duration}$ $t_C = \text{period}$ $d = \text{duty cycle} = t_W/t_C$

Figure 16

IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated