SPNS081D - MARCH 2003 - REVISED AUGUST 2006

- High-Performance Static CMOS Technology
- TMS470R1x 16/32-Bit RISC Core (ARM7TDMI™)
 - 24-MHz System Clock (48-MHz Pipeline Mode)
 - Independent 16/32-Bit Instruction Set
 - Open Architecture With Third-Party Support
 - Built-In Debug Module
 - Utilizes Big-Endian Format
- Integrated Memory
 - 64K-Byte Program Flash
 - One Bank With Five Contiguous Sectors
 - Internal State Machine for Programming and Erase
 - 4K-Byte Static RAM (SRAM)
- Operating Features
 - Core Supply Voltage (V_{CC}): 1.70 V 2.06 V
 - I/O Supply Voltage (V_{CCIO}): 3.0 V 3.6 V
 - Low-Power Modes: STANDBY and HALT
 - Industrial and Automotive Temperature Ranges
- 470+ System Module
 - 32-Bit Address Space Decoding
 - Bus Supervision for Memory and Peripherals
 - Analog Watchdog (AWD) Timer
 - Real-Time Interrupt (RTI)
 - System Integrity and Failure Detection
- Zero-Pin Phase-Locked Loop (ZPLL)-Based Clock Module With Prescaler
 - Multiply-by-4 or -8 Internal ZPLL Option
 - ZPLL Bypass Mode
- Six Communication Interfaces:
 - Two Serial Peripheral Interfaces (SPIs)
 - 255 Programmable Baud Rates
 - Two Serial Communication Interfaces (SCIs)
 - 2²⁴ Selectable Baud Rates
 - Asynchronous/Isosynchronous Modes
 - Standard CAN Controller (SCC)
 - 16-Mailbox Capacity
 - Fully Compliant With CAN Protocol, Version 2.0B

- Class II Serial Interface (C2SIa)
 - Two Selectable Data Rates
 - Normal Mode 10.4 Kbps and 4X Mode 41.6 Kbps
- High-End Timer (HET)
 - 13 Programmable I/O Channels:
 - 12 High-Resolution Pins
 - 1 Standard-Resolution Pin
 - High-Resolution Share Feature (XOR)
 - HET RAM (64-Instruction Capacity)
- 10-Bit Multi-Buffered ADC (MibADC)
 8-Channel
 - 64-Word FIFO Buffer
 - Single- or Continuous-Conversion Modes
 - 1.55 μ s Minimum Sample and Conversion Time
 - Calibration Mode and Self-Test Features
- Six External Interrupts
- Flexible Interrupt Handling
- 5 Dedicated General-Purpose I/O (GIO) Pins,
 1 Input-Only GIO Pin, and 34 Additional
 Peripheral I/Os
- External Clock Prescale (ECP) Module
 - Programmable Low-Frequency External Clock (CLK)
- On-Chip Scan-Base Emulation Logic,
 IEEE Standard 1149.1[†] (JTAG) Test-Access Port
- 80-Pin Plastic Low-Profile Quad Flatpack (PN Suffix)
- Development System Support Tools Available
 - Code Composer Studio[™] Integrated Development Environment (IDE)
 - HET Assembler and Simulator
 - Real-Time In-Circuit Emulation
 - Flash Programming



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Code Composer Studio is a trademark of Texas Instruments.


ARM7TDMI is a trademark of Advanced RISC Machines (ARM) Limited.

All trademarks are the property of their respective owners.

† The test-access port is compatible with the IEEE Standard 1149.1-1990, IEEE Standard Test-Access Port and Boundary Scan Architecture specification. Boundary scan is not supported on this device.



TMS470R1VF334 80-PIN PIN PACKAGE (TOP VIEW)



†GIOA[0]/INT0 (pin 23) is an input-only GIO pin.

SPNS081D - MARCH 2003 - REVISED AUGUST 2006

description

The TMS470R1VF334[†] device is a member of the Texas Instruments TMS470R1x family of general-purpose16/32-bit reduced instruction set computer (RISC) microcontrollers. The VF334 microcontroller offers high performance utilizing the high-speed ARM7TDMI 16/32-bit RISC central processing unit (CPU), resulting in a high instruction throughput while maintaining greater code efficiency. The ARM7TDMI 16/32-bit RISC CPU views memory as a linear collection of bytes numbered upwards from zero. The TMS470R1VF334 utilizes the bigendian format, where the most significant byte of a word is stored at the lowest numbered byte and the least significant byte at the highest numbered byte.

High-end embedded control applications demand more performance from their controllers while maintaining low costs. The VF334 RISC core architecture offers solutions to these performance and cost demands while maintaining low power consumption.

The VF334 device contains the following:

- ARM7TDMI 16/32-Bit RISC CPU
- TMS470R1x system module (SYS) with 470+ enhancements
- 64K-byte flash
- 4K-byte SRAM
- Zero-pin phase-locked loop (ZPLL) clock module
- Analog watchdog (AWD) timer
- Real-time interrupt (RTI) module
- Two serial peripheral interface (SPI) modules
- Two serial communication interface (SCI) modules
- Standard CAN controller (SCC)
- Class II serial interface (C2SIa)
- 10-bit multi-buffered analog-to-digital converter (MibADC), 8-input channels
- High-end timer (HET) controlling 13 I/Os
- External Clock Prescale (ECP)
- Up to 39 I/O pins and 1 input-only pin

The functions performed by the 470+ system module (SYS) include: address decoding; memory protection; memory and peripherals bus supervision; reset and abort exception management; prioritization for all internal interrupt sources; device clock control; and parallel signature analysis (PSA). This data sheet includes device-specific information such as memory and peripheral select assignment, interrupt priority, and a device memory map. For a more detailed functional description of the SYS module, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

The VF334 memory includes general-purpose SRAM supporting single-cycle read/write accesses in byte, half-word, and word modes.

† Throughout the remainder of this document, the TMS470R1VF334 device name shall be referred to as either their full device name or VF334.



SPNS081D - MARCH 2003 - REVISED AUGUST 2006

description (continued)

The flash memory on the VF334 device is a nonvolatile, electrically erasable and programmable memory implemented with a 32-bit-wide data bus interface. The flash operates with a system clock frequency of up to 24 MHz. In pipeline mode, the flash operates with a system clock frequency of up to 48 MHz. For more detailed information on the flash, see the *F05 flash* section of this data sheet and the *TMS470R1x F05 Flash Reference Guide* (literature number SPNU213).

The VF334 device has six communication interfaces: two SPIs, two SCIs, an SCC, and a C2SIa. The SPI provides a convenient method of serial interaction for high-speed communications between similar shift-register type devices. The SCI is a full-duplex, serial I/O interface intended for asynchronous communication between the CPU and other peripherals using the standard Non-Return-to-Zero (NRZ) format. The SCC uses a serial, multimaster communication protocol that efficiently supports distributed real-time control with robust communication rates of up to 1 megabit per second (Mbps). The SCC is ideal for applications operating in noisy and harsh environments (e.g., automotive and industrial fields) that require reliable serial communication or multiplexed wiring. The C2SIa allows the VF334 to transmit and receive messages on a class II network following an SAE J1850[†] standard. For more detailed functional information on the SPI, SCI, and SCC peripherals, see the specific TMS470R1x Peripheral Reference Guides (literature numbers SPNU195, SPNU196, and SPNU197, respectively). For more detailed functional information on the C2SIa peripheral, see the *TMS470R1x Class II Serial Interface A (C2SIa) Reference Guide* (literature number SPNU218).

The HET is an advanced intelligent timer that provides sophisticated timing functions for real-time applications. The timer is software-controlled, using a reduced instruction set, with a specialized timer micromachine and an attached I/O port. The HET can be used for compare, capture, or general-purpose I/O. It is especially well suited for applications requiring multiple sensor information and drive actuators with complex and accurate time pulses. For more detailed functional information on the HET, see the *TMS470R1x High-End Timer (HET) Reference Guide* (literature number SPNU199). The VF334 HET peripheral contains the XOR-share feature. This feature allows two adjacent HET high-resolution channels to be XORed together, making it possible to output smaller pulses than a standard HET. For more detailed information on the HET XOR-share feature, see the *TMS470R1x High-End Timer (HET) Reference Guide* (literature number SPNU199).

The VF334 device has a 10-bit-resolution sample-and-hold MibADC. The MibADC channels can be converted individually or can be grouped by software for sequential conversion sequences. There are three separate groupings, two of which are triggerable by an external event. Each sequence can be converted once when triggered or configured for continuous conversion mode. For more detailed functional information on the MibADC, see the *TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide* (literature number SPNU206).

The zero-pin phase-locked loop (ZPLL) clock module contains a phase-locked loop, a clock-monitor circuit, a clock-enable circuit, and a prescaler (with prescale values of 1–8). The function of the ZPLL is to multiply the external frequency reference to a higher frequency for internal use. The ZPLL provides ACLK[‡] to the system (SYS) module. The SYS module subsequently provides system clock (SYSCLK), real-time interrupt clock (RTICLK), CPU clock (MCLK), and peripheral interface clock (ICLK) to all other VF334 device modules. For more detailed functional information on the ZPLL, see the *TMS470R1x Zero-Pin Phase-Locked Loop (ZPLL) Clock Module Reference Guide* (literature number SPNU212).

The VF334 device also has an external clock prescaler (ECP) module that when enabled, outputs a continuous external clock (ECLK) on a specified GIO pin. The ECLK frequency is a user-programmable ratio of the peripheral interface clock (ICLK) frequency. For more detailed functional information on the ECP, see the TMS470R1x External Clock Prescaler (ECP) Reference Guide (literature number SPNU202).

[‡] ACLK should not be confused with the MibADC internal clock, ADCLK. ACLK is the continuous system clock from an external resonator/crystal reference.



[†] SAE Standard J1850 Class B Data Communication Network Interface

device characteristics

The TMS470R1VF334 device is a derivative of the F05 system emulation device SE470R1VB8AD. Table 1 identifies all the characteristics of the TMS470R1VF334 device except the SYSTEM and CPU, which are generic. The COMMENTS column aids the user in software-programming and references device-specific information.

Table 1. Device Characteristics

CHARACTERISTICS	DEVICE DESCRIPTION TMS470R1VF334	COMMENTS FOR VF334
	•	MEMORY
For the number of memory se	lects on this device, see the Memor	y Selection Assignment table (Table 2).
INTERNAL 64K-Byte flash MEMORY 4K-Byte SRAM		Flash is pipeline-capable. The VF334 RAM is implemented in one 4K array selected by two memory-select signals (see the Memory Selection Assignment table, Table 2).
	PE	RIPHERALS
		errupt Priority table (Table 5). And for the 1K peripheral address ranges and ule, and Flash Base Addresses table (Table 4).
CLOCK	ZPLL	Zero-pin PLL has no external loop filter pins.
GENERAL-PURPOSE I/Os	5 I/O 1 Input only	Port A has six (6) external pins – GIOA[2]/INT2 and GIOA[3]/INT3 are not available.
ECP	YES	
C2Sla	1	
SCI	1 (3-pin) 1 (2-pin)	SCI2 has no external clock pin, only transmit/receive pins (SCI2TX and SCI2RX)
CAN (HECC and/or SCC)	1 SCC	Standard CAN controller
SPI (5-pin, 4-pin or 3-pin)	1 (5-pin) 1 (4-pin)	SPI2 has no chip select pin.
HET with XOR Share	13 I/O	The VF334 device has both the logic and registers for a full 32-I/O HET implemented, even though not all 32 pins are available externally. The high-resolution (HR) SHARE feature allows even HR pins to share the next higher odd HR pin structures. This HR sharing is independent of whether or not the odd pin is available externally. If an odd pin is available externally and shared, then the odd pin can only be used as a general-purpose I/O. For more information on HR SHARE, see the TMS470R1x High-End Timer (HET) Reference Guide (literature number SPNU199).
HET RAM	64-Instruction Capacity	
MibADC	10-bit, 8-channel 64-word FIFO	8-channel MibADC. Both the logic and registers for a full 16-channel MibADC are present.
CORE VOLTAGE	1.70 - 2.06 V	
I/O VOLTAGE	3.0 - 3.6 V	
PINS	80	
PACKAGE	PN	



functional block diagram **External Pins External Pins** OSCIN Crystal VCCP **FLASH** RAM OSCOUT **ZPLL** 64K Bytes (4K Bytes) (5 Sectors) **PLLDIS** FLTP2 ◀ ADIN[14, 12, 10, 8, **CPU Address/Data Bus** 6, 4, 2, 0] **ADEVT MibADC** with TRST **AD_{REFHI}** 64-Word TMS470R1x AD_{REFLO} **FIFO** TCK CPU V_{CCAD} VSSAD TDI HET[22, 24, 20, 18, **HET** with TDO ◀ 16, 14, 12, 8, 7, 6, 4, 2, 0] XOR Share (64-Word) TMS Expansion Address/Data Bus TMS470R1x 470+ SYSTEM MODULE TMS2 CANSTX SCC ▶ CANSRX RST ◀ AWD ◀ **▶** SCI1CLK SCI1 ▶ SCI1TX TEST **▶** SCI1RX PORRST **CLKOUT ←** ▶ SCI2TX SCI2 ▶ SCI2RX ▶ C2SIaTX C2SIa ▶ C2SIaRX ► C2SIaLPN GIOA[1]/INT[1]/ SPI2 **ECP** GIO SPI1 **ECLK** GIOA[7:4]/<

†GIOA[0]/INT[0] is an input-only GIO pin.



Terminal Functions

TERMIN	AL		INTERNAL		
NAME	VF334	TYPE ^{†‡}	PULLUP/	N [§]	
			PULLDOWN§	CH END TIMED (HET)	
HET[0]	72		l nic	GH-END TIMER (HET) The VF334 device has both the logic and registers for a full 32-I/O HET	
HET[2]	77	-		implemented, even though not all 32 pins are available externally	
HET[4]	78				
HET[6]	79			Timer input capture or output compare. The HET[31:0] applicable pins can be programmed as general-purpose input/output (GIO) pins.	
HET[7]	80	-		programmed as general-purpose inpuroutput (GiO) pins.	
HET[8]	45	-		HET pins [22, 20, 18, 16, 14, 12, 8, 7, 6, 4, 2, and 0]are high-resolution pins for	
HET[12]	15	3.3-V I/O	IPD	VF334.	
HET[14]	14			HET[24] is a standard-resolution pin.	
HET[16]	13			The high-resolution (HR) SHARE feature allows even HR pins to share the next	
HET[18]	39			higher odd HR pin structures. This HR sharing is independent of whether or not	
HET[20]	38			the odd pin is available externally. If an odd pin is available externally and <i>shared</i> , then the odd pin can only be used as a general-purpose I/O. For more information	
HET[22]	37			on HR SHARE, see the TMS470R1x High-End Timer Reference Guide (literature	
HET[24]	27			number SPNU199).	
		1	STANDAR	D CAN CONTROLLER (SCC)	
CANSRX	49	3.3-V I/O	.=	SCC receive pin or GIO pin	
CANSTX	50	3.3-V I/O	IPU	SCC transmit pin or GIO pin	
0001-1 DM		0.037110		SERIAL INTERFACE (C2SIA)	
C2SIaLPN C2SIaRX	28	3.3-V I/O 3.3-V I/O	IPD	C2SIa module loopback enable pin or GIO pin	
C2SIaRX	30 29	3.3-V I/O	IPD	C2Sla module receive data input pin or GIO pin C2Sla module transmit data output pin or GIO pin	
CZSIATA	29	3.3-4 1/0		RAL-PURPOSE I/O (GIO)	
GIOA[0]/INT0	23	3.3-V I	OLIVE		
GIOA[1]/INT1/		0.0 1		General-purpose input/output pins. GIOA[0]/INT[0] is an input-only pin. GIOA[7:0]/INT[7:0] are interrupt-capable pins.	
ECLK	24			GIOA[1.0]/INT[1.0] are interrupt-capable pins.	
GIOA[4]/INT4	20	3.3-V I/O	IPD	GIOA[1]/INT[1]/ECLK pin is multiplexed with the external clock-out function of the	
GIOA[5]/INT5	19	3.3-4 1/0		external clock prescale (ECP) module.	
GIOA[6]/INT6	18			GIOA[2]/INT[2] and GIOA[3]/INT[3]] pins are not applicable on the VF334 device.	
GIOA[7]/INT7	17				
ADEVT	FC		BUFFERED ANA	ALOG-TO-DIGITAL CONVERTER (MibADC)	
ADINIO	56	3.3-V I/O		MibADC event input. ADEVT can be programmed as a GIO pin.	
ADIN[0] ADIN[2]	60 59	-			
ADIN[2] ADIN[4]	58			MibADC analog input pins	
ADIN[4] ADIN[6]	57		IPD	The VE224 device has only 9 input shappels but all SAM registers are conclude	
ADIN[8]	64	3.3-V I	11 15	The VF334 device has only 8 input channels but all S/W registers are capable. ADIN[15,13, 11, 9, 7, 5, 3, and 1] pins are not applicable to the VF334 device.	
ADIN[10]	62			7	
ADIN[10] ADIN[12]	63	1			
ADIN[14]	61	1			
AD _{REFHI}	65	3.3-V REF I		MibADC module high-voltage reference input	
AD _{REFLO}	66	GND REF I		MibADC module low-voltage reference input	
V _{CCAD}	67	3.3-V PWR		MibADC analog supply voltage	
V _{SSAD}	68	GND		MibADC analog ground reference	
· SSAD	00	כויוכ		mis. 15 c dilatog ground reference	

[†] I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect

[§] IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)



[‡] All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.

SPNS081D - MARCH 2003 - REVISED AUGUST 2006

Terminal Functions (Continued)

TERMIN	IAL		INTERNAL		
NAME	VF334	TYPE ^{†‡}	PULLUP/ PULLDOWN§	DESCRIPTION	
-				ERIPHERAL INTERFACE 1 (SPI1)	
SPI1CLK	5		JERIAL F	SPI1 clock. SPI1CLK can be programmed as a GIO pin.	
SPI1ENA	1			SPI1 chip enable. SPI1ENA can be programmed as a GIO pin.	
SPI1SCS	2	3.3-V I/O	IPD	SPI1 slave chip select. SPI1SCS can be programmed as a GIO pin.	
SPI1SIMO	3		–	SPI1 data stream. Slave in/master out. SPI1SIMO can be programmed as a GIO pin.	
SPI1SOMI	4			SPI1 data stream. Slave out/master in. SPI1SOMI can be programmed as a GIO pin.	
			SERIAL P	ERIPHERAL INTERFACE 2 (SPI2)	
SPI2CLK	33			SPI2 clock. SPI2CLK can be programmed as a GIO pin.	
SPI2ENA	36	<u>-</u>		SPI2 chip enable. SPI2ENA can be programmed as a GIO pin.	
SPI2SIMO	34	3.3-V I/O	IPD	SPI2 data stream. Slave in/master out. SPI2SIMO can be programmed as a GIO pin.	
SPI2SOMI	35			SPI2 data stream. Slave out/master in. SPI2SOMI can be programmed as a GIO pin.	
ZERO-PIN PHASE-LOCKED LOOP (ZPLL)					
OSCIN	8	1.8-V I		Crystal connection pin or external clock input	
OSCOUT	7	1.8-V O		External crystal connection pin	
PLLDIS	41	3.3-V I	IPD	Enable/disable the ZPLL. The ZPLL can be bypassed and the oscillator becomes the system clock. If not in bypass mode, TI recommends that this pin be connected to ground or pulled down to ground by an external resistor.	
		l .	SERIAL COM	IMUNICATIONS INTERFACE 1 (SCI1)	
SCI1CLK	51	3.3-V I/O	IPD	SCI1 clock. SCI1CLK can be programmed as a GIO pin.	
SCI1RX	53	3.3-V I/O	IPU	SCI1 data receive. SCI1RX can be programmed as a GIO pin.	
SCI1TX	52	3.3-V I/O	IPU	SCI1 data transmit. SCI1TX can be programmed as a GIO pin.	
			SERIAL COM	MUNICATIONS INTERFACE 2 (SCI2)	
SCI2RX	25	3.3-V I/O	IPU	SCI2 data receive. SCI2RX can be programmed as a GIO pin.	
SCI2TX	26	3.3-V I/O	IPU	SCI2 data transmit. SCI2TX can be programmed as a GIO pin.	
				SYSTEM MODULE (SYS)	
CLKOUT	48	3.3-V I/O	IPD	Bidirectional pin. CLKOUT can be programmed as a GIO pin or the output of SYSCLK, ICLK, or MCLK.	
PORRST	16	3.3-V I	IPD	Input master chip power-up reset. External V _{CC} monitor circuitry must assert a power-on reset.	
RST	10	3.3-V I/O	IPU	Bidirectional reset. The internal circuitry can assert a reset, and an external system reset can assert a device reset. On this pin, the output buffer is implemented as an open drain (drives low only). To ensure an external reset is not arbitrarily generated, TI recommends that an external pullup resistor be connected to this pin.	

[†] I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect ‡ All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.

[§] IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)

SPNS081D - MARCH 2003 - REVISED AUGUST 2006

Terminal Functions (Continued)

TERMINAL		INTERNAL				
		TYPE ^{†‡}	PULLUP/	DESCRIPTION		
NAME	VF334		PULLDOWN§			
			WATCHDOG/R	EAL-TIME INTERRUPT (WD/RTI)		
AWD	40	3.3-V I/O	IPD	Analog watchdog reset. The AWD pin provides a system reset if the WD KEY is not written in time by the system, providing an external RC network circuit is connected. If the user is not using AWD, TI recommends that this pin be connected to ground or pulled down to ground by an external resistor. For more details on the external RC network circuit, see the <i>TMS470R1x System Module Reference Guide</i> (literature number SPNU189) and the application note Analog Watchdog Resistor, Capacitor and Discharge Interval Selection Constraints (literature number SPNA005).		
TCK	4.4	221/1	IPD	TEST/DEBUG (T/D)		
ICK	44	3.3-V I	IPD	Test clock. TCK controls the test hardware (JTAG) Test data in. TDI inputs serial data to the test instruction register, test data register,		
TDI	42	3.3-V I	IPU	and programmable test address (JTAG).		
TDO	43	3.3-V O	IPD	Test data out. TDO outputs serial data from the test instruction register, test data register, identification register, and programmable test address (JTAG).		
TEST	22	3.3-V I	IPD	Test enable. Reserved for internal use only. TI recommends that this pin be connected to ground or pulled down to ground by an external resistor.		
TMS	69	3.3-V I	IPU	Serial input for controlling the state of the CPU test access port (TAP) controller (JTAG)		
TMS2	70	3.3-V I	IPU	Serial input for controlling the second TAP. TI recommends that this pin be connected to V_{CCIO} or pulled up to V_{CCIO} by an external resistor.		
TRST	21	3.3-V I	IPD	Test hardware reset to TAP1 and TAP2. IEEE Standard 1149-1 (JTAG) Boundary-Scan Logic. TI recommends that this pin be pulled down to ground by an external resistor.		
				FLASH		
FLTP2	75	NC		Flash test pad 2. For proper operation, this pin must not be connected [no connect (NC)].		
V _{CCP}	76	3.3-V PWR		Flash external pump voltage (3.3 V)		
			SUPPL	Y VOLTAGE CORE (1.8 V)		
	9					
V _{CC}	32	1.8-V		Core logic gunnly voltage		
VCC	55	PWR		Core logic supply voltage		
	74					
		1	SUPPLY V	OLTAGE DIGITAL I/O (3.3 V)		
V _{CCIO}	12 47	3.3-V PWR		Digital I/O supply voltage		
			SUI	PPLY GROUND CORE		
	6					
\ <u>'</u>	31	01:5				
V_{SS}	54	GND		Core supply ground reference		
	71 73					
	13		QI IDDI	 Ly ground digital i/o		
	11		30771			
V _{SSIO}	46	GND		Digital I/O supply ground reference		




[†] I = input, O = output, PWR = power, GND = ground, REF = reference voltage, NC = no connect ___ ‡ All I/O pins, except RST, are configured as inputs while PORRST is low and immediately after PORRST goes high.

[§] IPD = internal pulldown, IPU = internal pullup (all internal pullups and pulldowns are active on input pins, independent of the PORRST state.)

VF334 DEVICE-SPECIFIC INFORMATION

memory

Figure 1 shows the memory map of the VF334 device.



NOTES: A. Memory addresses are configurable by the system (SYS) module within the range of 0x0000_0000 to 0xFFE0_0000.

B. The CPU registers are not a part of the memory map.

Figure 1. Memory Map



memory selects

Memory selects allow the user to address memory arrays (i.e., flash, RAM, and HET RAM) at user-defined addresses. Each memory select has its own set (low and high) of memory base address registers (MFBAHRx and MFBALRx) that, together, define the array's starting (base) address, size, and protection.

The base address of each memory select is configurable to any memory address boundary that is a multiple of the decoded block size. The decoded block size for the flash is 0x00100000. For more information on how to control and configure these memory select registers, see the bus structure and memory sections of the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

For the memory selection assignments and the memory selected, see Table 2.

MEMORY MEMORY SELECTED MEMORY STATIC MEM MPU **MEMORY BASE ADDRESS REGISTER SELECT** (ALL INTERNAL) SIZE CTL REGISTER 0 (fine) **FLASH** NO MFBAHR0 and MFBALR0 64K FLASH NO MFBAHR1 and MFBALR1 1 (fine) 2 (fine) RAM YES MFBAHR2 and MFBALR2 4K[†] 3 (fine) RAM YES MFBAHR3 and MFBALR3 MFBAHR4 and MFBALR4 4 (fine) HET RAM 1K SMCR1

Table 2. Memory Selection Assignment

RAM

The VF334 device contains 4K bytes of internal static RAM configurable by the SYS module to be addressed within the range of 0x0000_0000 to 0xFFE0_0000. This VF334 RAM is implemented in one 4K array selected by two memory-select signals. This VF334 configuration imposes an additional constraint on the memory map for RAM; the starting addresses for both RAM memory selects *cannot* be offset from each other by the multiples of the size of the physical RAM (i.e., 4K for the VF334 device). The VF334 RAM is addressed through memory selects 2 and 3.

The RAM can be protected by the memory protection unit (MPU) portion of the SYS module, allowing the user finer blocks of memory protection than is allowed by the memory selects. The MPU is ideal for protecting an operating system while allowing access to the current task. For more detailed information on the MPU portion of the SYS module and memory protection, see the memory section of the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

F05 flash

The F05 flash memory is a nonvolatile electrically erasable and programmable memory implemented with a 32-bit-wide data bus interface. The F05 flash has an external state machine for programming and erase functions. See the *flash read* and *flash program and erase* sections below.

flash protection keys

The VF334 devices provide flash protection keys. These four 32-bit protection keys prevent program/erase/compaction operations from occurring until after the four protection keys have been matched by the CPU loading the correct user keys into the FMPKEY control register. The protection keys on the VF334 are located in the last 4 words of the first 8K sector. For more detailed information on the flash protection keys and the FMPKEY control register, see the Optional Quadruple Protection Keys and Programming the Protection Keys portions of the *TMS470R1x F05 Flash Reference Guide* (literature number SPNU213).

FLASH read

The VF334 flash memory is configurable by the SYS module to be addressed within the range of 0x0000_0000 to 0xFFE0_0000. The flash is addressed through memory selects 0 and 1.



[†]The starting addresses for both RAM memory-select signals *cannot* be offset from each other by a multiple of the user-defined block size in the memory-base address register.

Note: The flash external pump voltage (V_{CCP}) is required for all operations (program, erase, and read).

flash pipeline mode

When in pipeline mode, the flash operates with a system clock frequency of up to 48 MHz (versus a system clock in normal mode of up to 24 MHz). Flash in pipeline mode is capable of accessing 64-bit words and provides two 32-bit pipelined words to the CPU. Also in pipeline mode, the flash can be read with no wait states when memory addresses are contiguous (after the initial 1-or 2-wait-state reads).

Note: After a system reset, pipeline mode is **disabled** (ENPIPE bit [FMREGOPT.0] is a "0"). In other words, the VF334 device powers up and comes out of reset in non-pipeline mode. Furthermore, setting the flash configuration mode bit (GLBCTRL.4) will override pipeline mode.

flash program and erase

The VF334 device flash has one 64K-byte bank that consists of five sectors. These five sectors are shown in Table 3.

SECTOR NO.	SEGMENT	LOW ADDRESS	HIGH ADDRESS
0	8K Bytes	0x0000_0000	0x0000_1FFF
1	8K Bytes	0x0000_2000	0x0000_3FFF
2	16K Bytes	0x0000_4000	0x0000_7FFF
3	16K Bytes	0x0000_8000	0x0000_BFFF
4	16K Bytes	0x0000_C000	0x0000_FFFF

Table 3. Flash Sectors

The minimum size for an erase operation is one sector. The maximum size for a program operation is one 16-bit word.

NOTE

The flash external pump voltage (V_{CCP}) is required for all operations (program, erase, and read).

Execution can occur from one bank while programming/erasing any or all sectors of another bank. However, execution can not occur from any sector within a bank that is being programmed or erased.

NOTE

When the OTP sector is enabled, the rest of the flash memory is disabled. The OTP memory can only be read or programmed from code executed out of RAM.

For more detailed information on Flash program and erase operations, see the *TMS470R1x F05 Flash Reference Guide* (literature number SPNU213).

HET RAM

The VF334 device contains HET RAM. The HET RAM has a 64-instruction capability. The HET RAM is configurable by the SYS module to be addressed within the range of 0x0000_0000 to 0xFFE0_0000. The HET RAM is addressed through memory select 4.



peripheral selects and base addresses

The VF334 device uses ten of the sixteen peripheral selects to decode the base addresses of the peripherals. These peripheral selects are fixed and transparent to the user since they are part of the decoding scheme used by the SYS module.

Control registers for the peripherals, SYS module, and flash begin at the base addresses shown in Table 4.

Table 4. VF334 Peripherals, System Module, and Flash Base Addresses

CONNECTING MODULE	ADDRE	SS RANGE	PERIPHERAL SELECTS	
CONNECTING MODULE	BASE ADDRESS	ENDING ADDRESS	PERIPHERAL SELECTS	
SYSTEM	0XFFFF_FD00	0XFFFF_FFFF	N/A	
RESERVED	0XFFF8_0000	0XFFFF_FCFF	N/A	
HET	0XFFF7_FC00	0XFFF7_FFFF	PS[0]	
SPI1	0XFFF7_F800	0XFFF7_FBFF	PS[1]	
SCI2	0XFFF7_F500	0XFFF7_F7FF	Detai	
SCI1	0XFFF7_F400	0XFFF7_F4FF	PS[2]	
ADC	0XFFF7_F000	0XFFF7_F3FF	PS[3]	
GIO/ECP	0XFFF7_EC00	0XFFF7_EFFF	PS[4]	
RESERVED	0XFFF7_E400	0XFFF7_EBFF	PS[5] - PS[6]	
SCC	0XFFF7_E000	0XFFF7_E3FF	PS[7]	
SCC RAM	0XFFF7_DC00	0XFFF7_DFFF	PS[8]	
RESERVED	0XFFF7_D800	0XFFF7_DBFF	PS[9]	
SPI2	0XFFF7_D400	0XFFF7_D7FF	PS[10]	
RESERVED	0XFFF7_CC00	0XFFF7_D3FF	PS[11] - PS[12]	
C2SIA	0XFFF7_C800	0XFFF7_CBFF	PS[13]	
RESERVED	0XFFF7_C000	0XFFF7_C7FF	PS[14] - PS[15]	
RESERVED	0XFFF0_0000	0XFFF7_BFFF	N/A	
FLASH CONTROL REGISTERS	0XFFE8_8000	0XFFE8_BFFF	N/A	
MPU CONTROL REGISTERS	0XFFE8_4000	0XFFE8_4023	N/A	

interrupt priority

The central interrupt manager (CIM) portion of the SYS module manages the interrupt requests from the device modules (i.e., SPI1 or SPI2, SCI1 or SCI2, and RTI, etc.).

Although the CIM can accept up to 32 interrupt request signals, the VF334 device only uses 21 of those interrupt request signals. The request channels are maskable so that individual channels can be selectively disabled. All interrupt requests can be programmed in the CIM to be of either type:

- Fast interrupt request (FIQ)
- Normal interrupt request (IRQ)

The precedences of request channels decrease with ascending channel order in the CIM (0 [highest] and 31 [lowest] priority). For these channel priorities and the associated modules, see Table 5.

Table 5. Interrupt Priority

MODULES	INTERRUPT SOURCES	INTERRUPT LEVEL/CHANNEL
SPI1	SPI1 end-transfer/overrun	0
RTI	COMP2 interrupt	1
RTI	COMP1 interrupt	2
RTI	TAP interrupt	3
SPI2	SPI2 end-transfer/overrun	4
GIO	Interrupt A	5
RESERVED		6
HET	Interrupt A	7
RESERVED		8
SCI1/SCI2	SCI1/SCI2 error interrupt	9
SCI1	SCI1 receive interrupt	10
C2SIa	C2SIa interrupt	11
RESERVED		12
RESERVED		13
SCC	Interrupt A	14
RESERVED		15
MibADC	End event conversion	16
SCI2	SCI2 receive interrupt	17
RESERVED		18
RESERVED		19
SCI1	SCI1 transmit interrupt	20
System	SW interrupt (SSI)	21
RESERVED		22
HET	Interrupt B	23
RESERVED		24
SCC	Interrupt B	25
SCI2	SCI2 transmit interrupt	26
MibADC	End Group 1 conversion	27
RESERVED		28
GIO	Interrupt B	29
MibADC	End Group 2 conversion	30
RESERVED		31

MibADC

The multi-buffered analog-to-digital converter (MibADC) accepts an analog signal and converts the signal to a 10-bit digital value.

The VF334 MibADC module can function in two modes: compatibility mode, where its programmer's model is compatible with the TMS470R1x ADC module and its digital results are stored in digital result registers; or in buffered mode, where the digital result registers are replaced with three FIFO buffers, one for each conversion group [event, group1 (G1), and group2 (G2)]. In buffered mode, the MibADC buffers can be serviced by interrupts or by the DMA.

MibADC event trigger enhancements

The MibADC includes two major enhancements over the event-triggering capability of the TMS470R1x ADC.

- Both group1 and the event group can be configured for event-triggered operation, providing up to two event-triggered groups.
- The trigger source and polarity can be selected individually for both group 1 and the event group from the three options identified in Table 6.

SOURCE SELECT BITS FOR G1 OR EVENT **EVENT# SIGNAL PIN NAME** (G1SRC[1:0] or EVSRC[1:0]) EVENT1 00 **ADEVT EVENT2** 01 HET18 EVENT3 10 HET19 EVENT4 RESERVED 11

Table 6. MibADC Event Hookup Configuration

For group 1, these event-triggered selections are configured via the group 1 source select bits (G1SRC[1:0]) in the AD event source register (ADEVTSRC.[5:4]). For the event group, these event-triggered selections are configured via the event group source select bits (EVSRC[1:0]) in the AD event source register (ADEVTSRC.[1:0]).

For more detailed functional information on the MibADC, see the *TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide* (literature number SPNU206).

SPNS081D - MARCH 2003 - REVISED AUGUST 2006

development system support

Texas Instruments provides extensive hardware and software development support tools for the TMS470R1x family. These support tools include:

- Code Composer Studio™ Integrated Development Environment (IDE)
 - Fully integrated suite of software development tools
 - Includes Compiler/Assembler/Linker, Debugger, and Simulator
 - Supports Real-Time analysis, data visualization, and open API
- Optimizing C compiler
 - Supports high-level language programming
 - Full implementation of the standard ANSI C language
 - Powerful optimizer that improves code-execution speed and reduces code size
 - Extensive run-time support library included
 - TMS470R1x control registers easily accessible from the C program
 - Interfaces C functions and assembly functions easily
 - Establishes comprehensive, easy-to-use tool set for the development of high-performance microcontroller applications in C/C++
- Assembly language tools (assembler and linker)
 - Provides extensive macro capability
 - Allows high-speed operation
 - Allows extensive control of the assembly process using assembler directives
 - Automatically resolves memory references as C and assembly modules are combined
- TMS470R1x CPU Simulator
 - Provides capability to simulate CPU operation without emulation hardware
 - Allows inspection and modifications of memory locations
 - Allows debugging programs in C or assembly language
- XDS emulation communication kits
 - Allow high-speed JTAG communication to the TMS470R1x emulator or target board

For information on pricing and availability, contact the nearest TI field sales office or authorized distributor.



SPNS081D - MARCH 2003 - REVISED AUGUST 2006

documentation support

Extensive documentation supports all of the TMS470 microcontroller family generation of devices. The types of documentation available include: data sheets with design specifications; complete user's guides for all devices and development support tools; and hardware and software applications. Useful reference documentation includes:

User's Guides

- TMS470R1x 32-Bit RISC Microcontroller Family User's Guide (literature number SPNU134)
- TMS470R1x C/C++ Compiler User's Guide (literature number SPNU151)
- TMS470R1x Code Generation Tools Getting Started Guide (literature number SPNU117)
- TMS470R1x C Source Debugger User's Guide (literature number SPNU124)
- TMS470R1x Assembly Language Tools User's Guide (literature number SPNU118)
- TMS470R1x System Module Reference Guide (literature number SPNU189)
- TMS470R1x Serial Peripheral Interface (SPI) Reference Guide (literature number SPNU195)
- TMS470R1x Serial Communication Interface (SCI) Reference Guide (literature number SPNU196)
- TMS470R1x Controller Area Network (CAN) Reference Guide (literature number SPNU197)
- TMS470R1x High-End Timer (HET) Reference Guide (literature number SPNU199)
- TMS470R1x External Clock Prescale (ECP) Reference Guide (literature number SPNU202)
- TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide (literature number SPNU206)
- TMS470R1x Zero-Pin Phase-Locked Loop (ZPLL) Clock Module Reference Guide (literature number SPNU212)
- TMS470R1x F05 Flash Reference Guide (literature number SPNU213)
- TMS470R1x Class II Serial Interface A (C2SIa) Reference Guide (literature number SPNU218)

Application Reports:

- Analog Watchdog Resistor, Capacitor and Discharge Interval Selection Constraints (literature number SPNA005)
- F05/C05 Power Up Reset and Power Sequencing Requirements (literature number SPNA009)

device numbering conventions

Figure 2 illustrates the numbering and symbol nomenclature for the TMS470R1x family.





Figure 2. TMS470R1x Family Nomenclature



device identification code register

The device identification code register identifies the silicon version, the technology family (TF), a ROM or flash device, and an assigned device-specific part number (see Table 7). The VF334 device identification code register value is 0xn83F.

Table 7. TMS470 Device ID Bit Allocation Register



LEGEND:

For bits 3–15: R = Read only, -K = Value constant after RESET

For bits 0–2: R = Read only, -1 = Value after RESET

Bits 31:16 Reserved. Reads are undefined and writes have no effect.

Bits 15:12 VERSION. Silicon version (revision) bits

These bits identify the silicon version of the device.

Bit 11 TF. Technology Family (TF) bit

This bit distinguishes the technology family core power supply:

0 = 3.3 V for F10/C10 devices 1 = 1.8 V for F05/C05 devices

Bit 10 R/F. ROM/flash bit

This bit distinguishes between ROM and flash devices:

0 = Flash device1 = ROM device

Bits 9:3 PART NUMBER. Device-specific part number bits

These bits identify the assigned device-specific part number.

The assigned device-specific part number for the VF334 device is: 0000111.

Bits 2:0 "1" Mandatory High. Bits 2,1, and 0 are tied high by default.

SPNS081D - MARCH 2003 - REVISED AUGUST 2006

device part numbers

Table 8 lists all the available TMS470R1VF334 devices.

Table 8. Device Part Number[†]

DEVICE PART	PROGRAM MEMORY		PACKAGE TYPE	TEMPERATURE RANGES		
NUMBER	ROM	FLASH EEPROM	80-PIN LQFP	-40°C TO 85°C	-40°C TO 105°C	–40°C TO 125°C
TMS470R1VF334EPNA		Х	X	Х		
TMS470R1VF334EPNT		Х	Х		Х	
TMS470R1VF334EPNQ		Х	X			Х

[†] The various part numbers listed in this table differ due to differences in either electrical specifications or functional errata. Electrical differences will be noted in this datasheet. For functional errata, see the errata document for the specific part number you are using.

DEVICE ELECTRICAL SPECIFICATIONS AND TIMING PARAMETERS

absolute maximum ratings over operating free-air temperature range, Q version (unless otherwise noted) †

Supply voltage ranges: V _{CC} (see Note 1).	0.5 V to 2.5 V	
Supply voltage ranges: V _{CCIO} , V _{CCAD} , V _C		
Input voltage range: All input pins	· · · · · · · · · · · · · · · · · · ·	0.5 V to 4.1 V
Input clamp current: I_{IK} ($V_I < 0$ or $V_I > V_{CC}$: _{IO})	
All pins except ADIN[[0:11], \overline{PORRST} , \overline{TRST} , \overline{TEST}	and TCK ±20 mA
I_{IK} ($V_I < 0$ or $V_I > V_{CC}$	_{(AD})	
ADIN[0:11]		±10 mA
Operating free-air temperature ranges, TA	: A version	40°C to 85°C
	T version	40°C to 105°C
	Q version	40°C to 125°C
Operating junction temperature range, T _J	A version	40°C to 115°C
	T version	– 40°C to 130°C
	Q version	40°C to 150°C
Storage temperature range, T _{stg}		65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

device recommended operating conditions[‡]

			MIN	NOM	MAX	UNIT
V _{CC}	Digital logic and flash supply voltage	e (Core)	1.70		2.06	V
V _{CCIO}	Digital logic supply voltage (I/O)	Digital logic supply voltage (I/O)		3.3	3.6	V
V_{CCAD}	ADC supply voltage		3	3.3	3.6	V
V _{CCP}	Flash pump supply voltage		3	3.3	3.6	V
V _{SS}	Digital logic supply ground			0		V
V _{SSAD}	ADC supply ground		- 0.1		0.1	V
		A version	- 40		85	
T_A	Operating free-air temperature	T version	- 40		105	°C
		Q version	- 40		125	
		A version	- 40		115	°C
T_J	Operating junction temperature	T version	- 40		130	°C
		Q version	- 40		150	°C

 $[\]ddagger$ All voltages are with respect to V_{SS} , except V_{CCAD} , which is with respect to V_{SSAD} .

NOTE 1: All voltage values are with respect to their associated grounds.

electrical characteristics over recommended operating free-air temperature range, \mathbf{Q} version (unless otherwise noted)[†]

	PARAMETER	२	TEST CONDITIONS	MIN	MAX	UNIT
V _{hys}	Input hysteresis			0.15		V
V.	Low lovel input veltage	All inputs [‡] except OSCIN		- 0.3	0.8	V
V_{IL}	Low-level input voltage	OSCIN only		- 0.3	0.35 V _{CC}	V
V	I Bada Januar Baranda na Marana	All inputs except OSCIN		2	V _{CCIO} + 0.3	٧
V_{IH}	High-level input voltage	OSCIN only		0.65 V _{CC}	V _{CC} + 0.3	V
V_{th}	Input threshold voltage	AWD only		1.35	1.8	V
RDS _{ON}	Drain to source on resistance	AWD only [§]	V _{OL} = 0.35V @ I _{OL} = 8mA		45	Ω
V	I I I t t II I		I _{OL} = I _{OL} MAX		0.2 V _{CCIO}	V
V_{OL}	Low-level output voltage¶		I _{OL} = 50 μA		0.2	V
V			I _{OH} = I _{OH} MIN	0.8 V _{CCIO}		V
V _{OH}	High-level output voltage [¶]		I _{OH} = 50 μA	V _{CCIO} - 0.2		V
I _{IC}	Input clamp current (I/O pii	ns) [#]	$V_{I} < V_{SSIO} - 0.3 \text{ or } V_{I} > V_{CCIO} + 0.3$	-2	2	mA
		I _{IL} Pulldown	V _I = V _{SS}	-1	1	μΑ
	Input current (I/O pins)	I _{IH} Pulldown	V _I = V _{CCIO}	5	40	
I _I		I _{IL} Pullup	V _I = V _{SS}	-40	- 5	
		I _{IH} Pullup	V _I = V _{CCIO}	-1	1	
		All other pins	No pullup or pulldown	-1	1	
		CLKOUT, AWD, TDO	V _{OL} = V _{OL} MAX		8	
I _{OL}	Low-level output current	RST, SPI1CLK, SPI1SOMI, SPI1SIMO, SPI2CLK, SPI2SOMI, SPI2SIMO	V _{OL} = V _{OL} MAX		4	mA
		All other output pins	V _{OL} = V _{OL} MAX		2	
		CLKOUT, TDO	V _{OH} = V _{OH} MIN	-8		
I _{OH}	High-level output current	SPI1CLK, SPI1SOMI, SPI1SIMO, SPI2CLK, SPI2SOMI, SPI2SIMO	V _{OH} = V _{OH} MIN	-4		mA
		All other output pins except RST	V _{OH} = V _{OH} MIN	-2		

[†] Source currents (out of the device) are negative while sink currents (into the device) are positive.

 \square I/O pins configured as inputs or outputs with no load. All pulldown inputs \leq 0.2 V. All pullup inputs \geq V_{CCIO} - 0.2 V.



[‡] This does not apply to the PORRST pin. For PORRST exceptions, see the RST and PORRST timings section on page 29.

[§] These values help to determine the external RC network circuit. For more details, see the TMS470R1x System Module Reference Guide (literature number SPNU189).

 $[\]P V_{OL}$ and V_{OH} are linear with respect to the amount of load current (I_{OL}/I_{OH}) applied.

[#]Parameter does not apply to input-only or output-only pins.

The 2 mA buffers on this device are called zero-dominant buffers. If two of these buffers are shorted together and one is outputting a low level and the other is outputting a high level, the resulting value will always be low.

For flash banks/pumps in sleep mode.

SPNS081D - MARCH 2003 - REVISED AUGUST 2006

electrical characteristics over recommended operating free-air temperature range, Q version (unless otherwise noted) (continued)†

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	V _{CC} Digital supply current (operating mode)	SYSCLK = 48 MHz, ICLK = 24 MHz, V_{CC} = 2.06 V			70	mA
I _{CC}	V _{CC} Digital supply current (standby mode) ^I	OSCIN = 6 MHz, V _{CC} = 2.06 V			3.0	mA
	V _{CC} Digital supply current (halt mode) ^I	V _{CC} = 2.06 V			1.0	mA
	V _{CCIO} Digital supply current (operating mode)	No DC load, V _{CCIO} = 3.6 V ^o			10	mA
I _{CCIO}	V _{CCIO} Digital supply current (standby mode)	No DC load, V _{CCIO} = 3.6 V ^o			300	μΑ
	V _{CCIO} Digital supply current (halt mode)	No DC load, V _{CCIO} = 3.6 V ^o			300	μΑ
	V _{CCAD} supply current (operating mode)	All frequencies, V _{CCAD} = 3.6 V			15	mA
I _{CCAD}	V _{CCAD} supply current (standby mode)	All frequencies, V _{CCAD} = 3.6 V			20	μΑ
	V _{CCAD} supply current (halt mode)	V _{CCAD} = 3.6 V			20	μΑ
		V _{CCP} = 3.6 V read operation			50	mA
		V _{CCP} = 3.6 V program and erase			70	mA
I _{CCP}	V _{CCP} pump supply current	V _{CCP} = 3.6 V standby mode operation ^I			20	μА
		V _{CCP} = 3.6 V halt mode operation ^I			20	μА
C _I	Input capacitance			2		pF
Co	Output capacitance			3		pF

[†] Source currents (out of the device) are negative while sink currents (into the device) are positive.

[‡]This does not apply to the PORRST pin. For PORRST exceptions, see the RST and PORRST timings section on page 29.

[§] These values help to determine the external RC network circuit. For more details, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

 $[\]P \, V_{OL}$ and V_{OH} are linear with respect to the amount of load current (I_{OL}/I_{OH}) applied.


[#]Parameter does not apply to input-only or output-only pins.

The 2 mA buffers on this device are called zero-dominant buffers. If two of these buffers are shorted together and one is outputting a low level and the other is outputting a high level, the resulting value will always be low.

^{*}For flash banks/pumps in sleep mode.

 $[\]square$ I/O pins configured as inputs or outputs with no load. All pulldown inputs \leq 0.2 V. All pullup inputs \geq V_{CCIO} - 0.2 V.

PARAMETER MEASUREMENT INFORMATION



Where: I_{OL} = I_{OL} MAX for the respective pin (see Note A) I_{OH} = I_{OH} MIN for the respective pin (see Note A)

 $V_{LOAD} = 1.5 V$

C_L = 150-pF typical load-circuit capacitance (see Note B)

NOTES: A. For these values, see the electrical characteristics over recommended operating free-air temperature range table.

B. All timing parameters measured using an external load capacitance of 150 pF unless otherwise noted.

Figure 3. Test Load Circuit

SPNS081D - MARCH 2003 - REVISED AUGUST 2006

timing parameter symbology

Timing parameter symbols have been created in accordance with JEDEC Standard 100. In order to shorten the symbols, some of the pin names and other related terminology have been abbreviated as follows:

CM	Compaction, CMPCT	RD	Read
CO	CLKOUT	RST	Reset, RST
ER	Erase	RX	SCInRX
ICLK	Interface clock	S	Slave mode
M	Master mode	SCC	SCInCLK
OSC, OSCI	OSCIN	SIMO	SPInSIMO
OSCO	OSCOUT	SOMI	SPInSOMI
Р	Program, PROG	SPC	SPInCLK
R	Ready	SYS	System clock
R0	Read margin 0, RDMRGN0	TX	SCInTX
R1	Read margin 1, RDMRGN1		

Lowercase subscripts and their meanings are:

а	access time	r	rise time
С	cycle time (period)	su	setup time
d	delay time	t	transition time
f	fall time	V	valid time

h hold time w pulse duration (width)


The following additional letters are used with these meanings:

Н	High	Х	Unknown, changing, or don't care level
L	Low	Z	High impedance
V	Valid		

external reference resonator/crystal oscillator clock option

The oscillator is enabled by connecting the appropriate fundamental 4–20 MHz resonator/crystal and load capacitors across the external OSCIN and OSCOUT pins as shown in Figure 4a. The oscillator is a single-stage inverter held in bias by an integrated bias resistor. This resistor is disabled during leakage test measurement and HALT mode. TI strongly encourages each customer to submit samples of the device to the resonator/crystal vendors for validation. The vendors are equipped to determine what load capacitors will best tune their resonator/crystal to the microcontroller device for optimum start-up and operation over temperature/voltage extremes.

An external oscillator source can be used by connecting a 1.8 V clock signal to the OSCIN pin and leaving the OSCOUT pin unconnected (open) as shown in Figure 4b.



NOTE A: The values of C1 and C2 should be provided by the resonator/crystal vendor.

Figure 4. Crystal/Clock Connection



ZPLL and clock specifications

timing requirements for ZPLL circuits enabled or disabled

		MIN	TYP MAX	UNIT
f _(OSC)	Input clock frequency	4	20	MHz
t _{c(OSC)}	Cycle time, OSCIN	50		ns
$t_{w(OSCIL)}$	Pulse duration, OSCIN low	15		ns
t _{w(OSCIH)}	Pulse duration, OSCIN high	15		ns
f _(OSCRST)	OSC FAIL frequency [†]		53	kHz

[†] Causes a device reset (specifically a clock reset) by setting the RST OSC FAIL (GLBCTRL.15) and the OSC FAIL flag (GLBSTAT.1) bits equal to 1. For more detailed information on these bits and device resets, see the *TMS470R1x System Module Reference Guide* (literature number SPNU189).

switching characteristics over recommended operating conditions for clocks^{‡§}

	PARAMETER	TEST CONDITIONS¶	MIN	MAX	UNIT	
f	Outland lead for warm #	Pipeline mode enabled		48	MHz	
f _(SYS)	System clock frequency#	Pipeline mode disabled		24	IVITZ	
f _(CONFIG)	System clock frequency - flash config mode			24	MHz	
f	Interface clock frequency	Pipeline mode enabled		25	MHz	
f _(ICLK)	Interface clock frequency	Pipeline mode disabled		24	IVI⊓∠	
f	External clock output frequency for ECP Module	Pipeline mode enabled		25	MHz	
f _(ECLK)		Pipeline mode disabled		24	IVI⊓∠	
t	Couple times assets as also le	Pipeline mode enabled	20.8		no	
t _{c(SYS)}	Cycle time, system clock	Pipeline mode disabled	41.6		ns	
t _{c(CONFIG)}	Cycle time, system clock - flash config mode		41.6		ns	
+	Civila times intenfess alasti	Pipeline mode enabled	40			
t _{c(ICLK)}	Cycle time, interface clock	Pipeline mode disabled	41.6		ns	
t	Cycle time ECD module external cleak output	Pipeline mode enabled	40		no	
t _{c(ECLK)}	Cycle time, ECP module external clock output	Pipeline mode disabled	41.6		ns	

 $[\]ddagger f_{(SYS)} = M \times f_{(OSC)} / R$, where M = {4 or 8}, R = {1,2,3,4,5,6,7,8} when PLLDIS = 0. R is the system-clock divider determined by the CLKDIVPRE [2:0] bits in the global control register (GLBCTRL.[2:0]) and M is the PLL multiplier determined by the MULT4 bit also in the GLBCTRL register (GLBCTRL.3).



 $f_{(SYS)} = f_{(OSC)} / R$, where R = {1,2,3,4,5,6,7,8} when PLLDIS = 1.

 $f_{\text{(ICLK)}} = f_{\text{(SYS)}} / X$, where X = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16}. X is the interface clock divider ratio determined by the PCR0.[4:1] bits in the SYS module.

 $[\]S f_{(ECLK)} = f_{(ICLK)} / N$, where N = {1 to 256}. N is the ECP prescale value defined by the ECPCTRL.[7:0] register bits in the ECP module.

[¶] Pipeline mode enabled or disabled is determined by the ENPIPE bit (FMREGOPT.0).

[#]Flash Vread must be set to 5V to achieve maximum System Clock Frequency.

ZPLL and clock specifications (continued)

switching characteristics over recommended operating conditions for external clocks (see Figure 5 and Figure 6) $^{\dagger\pm\S}$

NO.		PARAMETER	TEST CONDITIONS	MIN	MAX	UNIT
			SYSCLK or MCLK¶	$0.5t_{c(SYS)} - t_{f}$		
1	$t_{w(COL)}$	Pulse duration, CLKOUT low	ICLK, X is even or 1#	$0.5t_{c(ICLK)} - t_{f}$		ns
			ICLK, X is odd and not 1#	$0.5t_{c(ICLK)} + 0.5t_{c(SYS)} - t_f$		
			SYSCLK or MCLK¶	$0.5t_{c(SYS)} - t_r$		
2	$t_{w(COH)}$	Pulse duration, CLKOUT high	ICLK, X is even or 1#	0.5t _{c(ICLK)} – t _r		ns
			ICLK, X is odd and not 1#	$0.5t_{\text{c(ICLK)}} - 0.5t_{\text{c(SYS)}} - t_{\text{r}}$		
			N is even and X is even or odd	$0.5t_{c(ECLK)} - t_{f}$		
3	$t_{w(EOL)}$	Pulse duration, ECLK low	N is odd and X is even	$0.5t_{c(ECLK)} - t_{f}$		ns
			N is odd and X is odd and not 1	$0.5t_{C(ECLK)} + 0.5t_{C(SYS)} - t_{f}$		
			N is even and X is even or odd	$0.5t_{c(ECLK)} - t_r$		
4	$t_{w(EOH)}$	Pulse duration, ECLK high	N is odd and X is even	$0.5t_{c(ECLK)} - t_r$		ns
			N is odd and X is odd and not 1	$0.5t_{c(ECLK)} - 0.5t_{c(SYS)} - t_{r}$		

[†]X = {1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16}. X is the interface clock divider ratio determined by the PCR0.[4:1] bits in the SYS module.

[#]Clock source bits selected as ICLK (CLKCNTL.[6:5] = 01 binary).




Figure 5. CLKOUT Timing Diagram



Figure 6. ECLK Timing Diagram

[‡]N = {1 to 256}. N is the ECP prescale value defined by the ECPCTRL.[7:0] register bits in the ECP module.

[§] CLKOUT/ECLK pulse durations (low/high) are a function of the OSCIN pulse durations when PLLDIS is active.

[¶] Clock source bits selected as either SYSCLK (CLKCNTL.[6:5] = 11 binary) or MCLK (CLKCNTL.[6:5] = 10 binary).

RST and PORRST timings

timing requirements for PORRST (see Figure 7)

NO.			MIN	MAX	UNIT
	V _{CCPORL}	V _{CC} low supply level when PORRST must be active during power up		0.6	V
	V _{CCPORH}	V _{CC} high supply level when PORRST must remain active during power up and become active during power down	1.5		V
	V _{CCIOPORL}	V _{CCIO} low supply level when PORRST must be active during power up		1.1	V
	V _{CCIOPORH}	V _{CCIO} high supply level when PORRST must remain active during power up and become active during power down	2.75		V
	V _{IL}	Low-level input voltage after V _{CCIO} > V _{CCIOPORH}		0.2 V _{CCIO}	V
	V _{IL(PORRST)}	Low-level input voltage of PORRST before V _{CCIO} > V _{CCIOPORL}		0.5	V
3	t _{su(PORRST)r}	Setup time, PORRST active before V _{CCIO} > V _{CCIOPORL} during power up	0		ms
5	t _{su(VCCIO)r}	Setup time, V _{CCIO} > V _{CCIOPORL} before V _{CC} > V _{CCPORL}	0		ms
6	t _{h(PORRST)r}	Hold time, PORRST active after V _{CC} > V _{CCPORH}	1		ms
7	t _{su(PORRST)f}	Setup time, PORRST active before V _{CC} ≤ V _{CCPORH} during power down	8		μS
8	t _{h(PORRST)rio}	Hold time, PORRST active after V _{CC} > V _{CCIOPORH}	1		ms
9	t _{h(PORRST)d}	Hold time, PORRST active after V _{CC} < V _{CCPORL}	0		ms
10	t _{su(PORRST)fio}	Setup time, $\overline{\text{PORRST}}$ active before $V_{CC} \le V_{CCIOPORH}$ during power down	0		ns
11	t _{su(VCCIO)f}	Setup time, V _{CC} < V _{CCPORL} before V _{CCIO} < V _{CCIOPORL}	0		ns




Figure 7. PORRST Timing Diagram

switching characteristics over recommended operating conditions for RST[‡]

	PARAMETER	MIN	MAX	UNIT
t	Valid time, RST active after PORRST inactive	4112t _{c(OSC)}		20
^L v(RST)	Valid time, RST active (all others)	8t _{c(SYS)}		ns
t _{fsu}	Flash start up time, from RST inactive to fetch of first instruction from flash (flash pump stabilization time)	336t _{c(OSC)}		ns

[‡] Specified values do NOT include rise/fall times. For rise and fall timings, see the switching characteristics for output timings versus load capacitance table.

JTAG scan interface timing (JTAG clock specification 10-MHz and 50-pF load on TDO output)

NO.			MIN	MAX	UNIT
1	t _{c(JTAG)}	Cycle time, JTAG low and high period	50		ns
2	t _{su(TDI/TMS - TCKr)}	Setup time, TDI, TMS before TCK rise (TCKr)	15		ns
3	t _{h(TCKr -TDI/TMS)}	Hold time, TDI, TMS after TCKr	15		ns
4	t _{h(TCKf-TDO)}	Hold time, TDO after TCKf	10		ns
5	t _{d(TCKf-TDO)}	Delay time, TDO valid after TCK fall (TCKf)		45	ns




Figure 8. JTAG Scan Timing

output timings

switching characteristics for output timings versus load capacitance (C_L) (see Figure 9)

	PARAMETER		MIN	MAX	UNIT
		C _L = 15 pF	0.5	2.50	
	Disa time OLIVOLIT AND TDO	C _L = 50 pF	1.5	5	
t _r	Rise time, CLKOUT, AWD, TDO	C _L = 100 pF	3	9	ns
		C _L = 150 pF	4.5	12.5	
		C _L = 15 pF	0.5	2.5	
	Fall times CLIKOLIT AMID TOO	C _L = 50 pF	1.5	5	
t _f	Fall time, CLKOUT, AWD, TDO	C _L = 100 pF	3	9	ns
		C _L = 150 pF	4.5	12.5	
		C _L = 15 pF	2.5	8	
	Rise time, SPI1CLK, SPI1SOMI, SPI1SIMO, SPI2CLK,	C _L = 50 pF	5	14	
t _f	SPI2SOMI, SPI2SIMO	C _L = 100 pF	9	23	ns
		C _L = 150 pF	13	32	
		C _L = 15 pF	2.5	8	
	Fall time, RST, SPI1CLK, SPI1SOMI, SPI1SIMO, SPI2CLK,	C _L = 50 pF	5	14	
t _f	SPI2SOMI, SPI2SIMO	C _L = 100 pF	9	23	ns
		C _L = 150 pF	13	32	
		C _L = 15 pF	2.5	10	
	Disastinas all ather subset aire	C _L = 50 pF	6.0	25	
t _r	Rise time, all other output pins	C _L = 100 pF	12	45	ns
		C _L = 150 pF	18	65	
		C _L = 15 pF	3	10	
4	Fall times all other systems wine	C _L = 50 pF	8.5	25	ns
t _f	Fall time, all other output pins	C _L = 100 pF	16	45	
		C _L = 150 pF	3 4.5 0.5 1.5 3 4.5 2.5 5 9 13 2.5 5 9 13 2.5 6.0 12 18 3 8.5	65	




Figure 9. CMOS-Level Outputs

input timings

timing requirements for input timings[†] (see Figure 10)

	PARAMETER			UNIT
t _{pw}	Input minimum pulse width	t _{c(ICLK)} + 10		ns

 $[\]dagger t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$




Figure 10. CMOS-Level Inputs

flash timings

timing requirements for program flash $\!\!\!\!^{\dagger}$

	PARAMETER	MIN	TYP	MAX	UNIT
t _{prog(16-bit)}	Half word (16-bit) programming time	4	16	200	μS
t _{prog(Total)}	64K-byte programming time [‡]		0.5	2	S
t _{erase(sector)}	Sector erase time		2	15	S
t _{wec}	Write/erase cycles at T _A = 125°C			100	cycles
$t_{fp(\overline{RST})}$	Flash pump settling time from RST to SLEEP		67t _{c(SYS)}		ns
t _{fp(SLEEP)}	Initial flash pump settling time from SLEEP to STANDBY		67t _{c(SYS)}		ns
t _{fp(STDBY)}	Initial flash pump settling time from STANDBY to ACTIVE		34t _{c(SYS)}		ns

[†] For more detailed information on the flash core sectors, see the *flash program and erase* section of this data sheet.

[‡] The 64K-byte programming times include overhead of state machine.

SPIn master mode timing parameters

SPIn master mode external timing parameters (CLOCK PHASE = 0, SPInCLK = output, SPInSIMO = output, and SPInSOMI = input) $^{\dagger \pm \S}$ (see Figure 11)

NO.			MIN	MAX	UNIT
1	$t_{c(SPC)M}$	Cycle time, SPInCLK ¶	100	256t _{c(ICLK)}	ns
2#	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{C(SPC)M} - t_r$	0.5t _{c(SPC)M} + 5	ns
2"	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{\text{c(SPC)M}} - t_{\text{f}}$	0.5t _{c(SPC)M} + 5	115
3#	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{C(SPC)M} - t_f$	$0.5t_{c(SPC)M} + 5$	no
3"	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{C(SPC)M} - t_r$	0.5t _{c(SPC)M} + 5	ns
4#	t _{d(SPCH-SIMO)M}	Delay time, SPInCLK high to SPInSIMO valid (clock polarity = 0)	0	10	20
4"	t _{d(SPCL-SIMO)M}	Delay time, SPInCLK low to SPInSIMO valid (clock polarity = 1)	0	10	ns
5#	t _{v(SPCL-SIMO)M}	Valid time, SPInSIMO data valid	$t_{c(SPC)M} - 5 - t_{r/f}$		ns
6#	t _{su(SOMI-SPCL)M}	Setup time, SPInSOMI before SPInCLK low (clock polarity = 0)	6		200
6"	t _{su(SOMI-SPCH)M}	Setup time, SPInSOMI before SPInCLK high (clock polarity = 1)	6		ns
7#	t _{v(SPCL-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 0)	4		ns
	t _{v(SPCH-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 1)	4		113

[†] The MASTER bit (SPInCTRL2.3) is set and the CLOCK PHASE bit (SPInCTRL2.0) is cleared.

For PS values from 1 to 255: $t_{c(SPC)M} \geq (P\bar{S} + 1)t_{c(ICLK)} \geq 100 \text{ ns, where PS is the prescale value set in the SPInCTL1.[12:5] register bits.}$

For PS values of 0: $t_{c(SPC)M} = 2t_{c(ICLK)} \ge 100 \text{ ns.}$

#The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).



 $[\]ddagger t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$

[§] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

[¶] When the SPI is in Master mode, the following must be true:

SPIn master mode timing parameters (continued)




Figure 11. SPIn Master Mode External Timing (CLOCK PHASE = 0)

SPIn master mode timing parameters (continued)

SPIn master mode external timing parameters (CLOCK PHASE = 1, SPInCLK = output, SPInSIMO = output, and SPInSOMI = input) $^{\dagger \pm \S}$ (see Figure 12)

NO.			MIN	MAX	UNIT
1	t _{c(SPC)M}	Cycle time, SPInCLK ¶	100	256t _{c(ICLK)}	ns
2#	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 0)	$0.5t_{C(SPC)M} - t_r$	0.5t _{c(SPC)M} + 5	ns
	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)M} - t_f$	0.5t _{c(SPC)M} + 5	
3#	t _{w(SPCL)M}	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)M} - t_f$	0.5t _{c(SPC)M} + 5	ns
	t _{w(SPCH)M}	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{C(SPC)M} - t_r$	0.5t _{c(SPC)M} + 5	
4#	t _{v(SIMO-SPCH)M}	Valid time, SPInCLK high after SPInSIMO data valid (clock polarity = 0)	0.5t _{c(SPC)M} - 10		ns
	t _{v(SIMO-SPCL)M}	Valid time, SPInCLK low after SPInSIMO data valid (clock polarity = 1)	0.5t _{c(SPC)M} - 10		
5#	t _{v(SPCH-SIMO)M}	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 0)	$0.5t_{\text{c(SPC)M}} - 5 - t_{\text{r}}$		ns
	t _{v(SPCL-SIMO)M}	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 1)	$0.5t_{\text{c(SPC)M}} - 5 - t_{\text{f}}$		
6#	t _{su(SOMI-SPCH)M}	Setup time, SPInSOMI before SPInCLK high (clock polarity = 0)	6		ns
	t _{su(SOMI-SPCL)M}	Setup time, SPInSOMI before SPInCLK low (clock polarity = 1)	6		
7#	t _{v(SPCH-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity = 0)	4		ns
	t _{v(SPCL-SOMI)M}	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity = 1)	4		

[†]The MASTER bit (SPInCTRL2.3) is set and the CLOCK PHASE bit (SPInCTRL2.0) is set.

For PS values from 1 to 255: $t_{c(SPC)M} \geq (PS + 1) \\ t_{c(ICLK)} \geq 100 \text{ ns, where PS is the prescale value set in the SPInCTL1.} \\ [12:5] \text{ register bits.}$

For PS values of 0: $t_{c(SPC)M} = 2t_{c(ICLK)} \ge 100 \text{ ns.}$

#The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).

 $[\]ddagger t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$

[§] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

[¶] When the SPI is in Master mode, the following must be true:

SPInCLK (clock polarity = 0) SPInCLK (clock polarity = 1) SPInSIMO Master Out Data Is Valid Data Valid

Figure 12. SPIn Master Mode External Timing (CLOCK PHASE = 1)

SPInSOMI

Master In Data

Must Be Valid

SPIn slave mode timing parameters

SPIn slave mode external timing parameters (CLOCK PHASE = 0, SPInCLK = input, SPInSIMO = input, and SPInSOMI = output) $^{\dagger \pm \S \P}$ (see Figure 13)

NO.			MIN	MAX	UNIT	
1	t _{c(SPC)S}	Cycle time, SPInCLK [#]	100	256t _{c(ICLK)}	ns	
2	t _{w(SPCH)S}	Pulse duration, SPInCLK high (clock polarity = 0)	0.5t _{c(SPC)S} - 0.25t _{c(ICLK)}	0.5t _{c(SPC)S} + 0.25t _{c(ICLK)}	- ns	
2"	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	115	
3	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	- ns	
3"	t _{w(SPCH)S}	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)S} - 0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	113	
4	t _{d(SPCH-SOMI)S}	Delay time, SPInCLK high to SPInSOMI valid (clock polarity = 0)		6 + t _r	- ns	
4"	t _{d(SPCL-SOMI)S}	Delay time, SPInCLK low to SPInSOMI valid (clock polarity = 1)		6 + t _f		
5	t _{v(SPCH-SOMI)S}	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity =0)	$t_{c(SPC)S} - 6 - t_r$		- ns	
5"	t _{v(SPCL-SOMI)S}	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity =1)	$t_{c(SPC)S} - 6 - t_f$		115	
6	t _{su(SIMO-SPCL)S}	Setup time, SPInSIMO before SPInCLK low (clock polarity = 0)	6		- ns	
6"	t _{su(SIMO-SPCH)S}	Setup time, SPInSIMO before SPInCLK high (clock polarity = 1)	6		113	
7	t _{v(SPCL-SIMO)S}	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 0)	6		- ns	
/"	t _{v(SPCH-SIMO)S}	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 1)	6			

[†]The MASTER bit (SPInCTRL2.3) is cleared and the CLOCK PHASE bit (SPInCTRL2.0) is cleared.

For PS values from 1 to 255: $t_{\text{C(SPC)S}} \geq (\text{PS +1}) \\ t_{\text{C(ICLK)}} \geq 100 \text{ ns, where PS is the prescale value set in the SPInCTL1.[12:5] register bits.}$

For PS values of 0: $t_{c(SPC)S} = 2t_{c(ICLK)} \ge 100 \text{ ns}.$

 $[\]ddagger$ If the SPI is in slave mode, the following must be true: $t_{c(SPC)S} \ge (PS + 1) t_{c(ICLK)}$, where PS = prescale value set in SPInCTL1.[12:5].

[§] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

 $[\]P t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$

[#]When the SPIn is in Slave mode, the following must be true:

The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).

SPIn slave mode timing parameters (continued)




Figure 13. SPIn Slave Mode External Timing (CLOCK PHASE = 0)

SPIn slave mode timing parameters (continued)

SPIn slave mode external timing parameters (CLOCK PHASE = 1, SPInCLK = input, SPInSIMO = input, and SPInSOMI = output) $^{\dagger \pm \S \P}$ (see Figure 14)

NO.			MIN	MAX	UNIT
1	t _{c(SPC)S}	Cycle time, SPInCLK#	100	256t _{c(ICLK)}	ns
2	t _{w(SPCH)} S	Pulse duration, SPInCLK high (clock polarity = 0)	0.5t _{c(SPC)S} -0.25t _{c(ICLK)}	0.5t _{c(SPC)S} + 0.25t _{c(ICLK)}	ns
2"	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 1)	$0.5t_{c(SPC)S}$ $-0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	113
3	t _{w(SPCL)S}	Pulse duration, SPInCLK low (clock polarity = 0)	$0.5t_{c(SPC)S}$ $-0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	ns
3"	t _{w(SPCH)S}	Pulse duration, SPInCLK high (clock polarity = 1)	$0.5t_{c(SPC)S}$ $-0.25t_{c(ICLK)}$	$0.5t_{c(SPC)S} + 0.25t_{c(ICLK)}$	113
4	t _{v(SOMI-SPCH)S}	Valid time, SPInCLK high after SPInSOMI data valid (clock polarity = 0)	$0.5t_{\text{C(SPC)S}} - 6 - t_{\text{r}}$		ns
4"	t _{v(SOMI-SPCL)S}	Valid time, SPInCLK low after SPInSOMI data valid (clock polarity = 1)	$0.5t_{\text{c(SPC)S}} - 6 - t_{\text{f}}$		
5	t _{v(SPCH-SOMI)S}	Valid time, SPInSOMI data valid after SPInCLK high (clock polarity =0)	$0.5t_{\text{c(SPC)S}} - 6 - t_{\text{r}}$		ns
5"	t _{v(SPCL-SOMI)S}	Valid time, SPInSOMI data valid after SPInCLK low (clock polarity =1)	$0.5t_{\text{c(SPC)S}} - 6 - t_{\text{f}}$		113
6	t _{su(SIMO-SPCH)} S	Setup time, SPInSIMO before SPInCLK high (clock polarity = 0)	6		ns
6"	t _{su(SIMO-SPCL)S}	Setup time, SPInSIMO before SPInCLK low (clock polarity = 1)	6		
7	t _{v(SPCH-SIMO)S}	Valid time, SPInSIMO data valid after SPInCLK high (clock polarity = 0)	6		ns
	t _{v(SPCL-SIMO)S}	Valid time, SPInSIMO data valid after SPInCLK low (clock polarity = 1)	6		115

[†] The MASTER bit (SPInCTRL2.3) is cleared and the CLOCK PHASE bit (SPInCTRL2.0) is set.

For PS values from 1 to 255: $t_{\text{C(SPC)S}} \geq (\text{PS +1}) \\ t_{\text{C(ICLK)}} \geq 100 \text{ ns, where PS is the prescale value set in the SPInCTL1.[12:5] register bits.}$

For PS values of 0: $t_{c(SPC)S} = 2t_{c(ICLK)} \ge 100 \text{ ns.}$

 $[\]ddagger$ If the SPI is in slave mode, the following must be true: $t_{c(SPC)S} \ge (PS + 1) t_{c(ICLK)}$, where PS = prescale value set in SPInCTL1.[12:5].

[§] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

 $[\]P t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$

[#]When the SPIn is in Slave mode, the following must be true:

The active edge of the SPInCLK signal referenced is controlled by the CLOCK POLARITY bit (SPInCTRL2.1).

SPIn slave mode timing parameters (continued)




Figure 14. SPIn Slave Mode External Timing (CLOCK PHASE = 1)


SCIn isosynchronous mode timings — internal clock

timing requirements for internal clock SCIn isosynchronous mode^{†‡§} (see Figure 15)

NO.			(BAUD + 1) IS EVEN OR BAUD = 0		(BAUD + 1) IS ODD AND BAUD ≠ 0		
			MIN	MAX	MIN	MAX	
1	t _{c(SCC)}	Cycle time, SCInCLK	2t _{c(ICLK)}	$2^{24}t_{c(ICLK)}$	3t _{c(ICLK)}	(2 ²⁴ –1) t _{c(ICLK)}	ns
2	t _{w(SCCL)}	Pulse duration, SCInCLK low	$0.5t_{c(SCC)} - t_f$	0.5t _{c(SCC)} + 5	$0.5t_{c(SCC)} + 0.5t_{c(ICLK)} - t_{f}$	$0.5t_{c(SCC)} + 0.5t_{c(ICLK)}$	ns
3	t _{w(SCCH)}	Pulse duration, SCInCLK high	$0.5t_{c(SCC)} - t_r$	0.5t _{c(SCC)} + 5	$0.5t_{c(SCC)} - 0.5t_{c(ICLK)} - t_r$	$0.5t_{c(SCC)} - 0.5t_{c(ICLK)}$	ns
4	t _{d(SCCH-TXV)}	Delay time, SCInCLK high to SCInTX valid		10		10	ns
5	t _{v(TX)}	Valid time, SCInTX data after SCInCLK low	t _{c(SCC)} - 10		t _{c(SCC)} – 10		ns
6	t _{su(RX-SCCL)}	Setup time, SCInRX before SCInCLK low	$t_{c(ICLK)} + t_f + 20$		t _{c(ICLK)} + t _f + 20		ns
7	t _{v(SCCL-RX)}	Valid time, SCInRX data after SCInCLK low	- t _{c(ICLK)} + t _f + 20		- t _{c(ICLK)} + t _f + 20		ns

[†]BAUD = 24-bit concatenated value formed by the SCI[H,M,L]BAUD registers.

[§] For rise and fall timings, see the switching characteristics for output timings versus load capacitance table.



NOTE A: Data transmission/reception characteristics for isosynchronous mode with internal clocking are similar to the asynchronous mode. Data transmission occurs on the SCICLK rising edge, and data reception on the SCICLK falling edge.

Figure 15. SCIn Isosynchronous Mode Timing Diagram for Internal Clock

 $[\]ddagger t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$


SCIn isosynchronous mode timings — external clock

timing requirements for external clock SCIn isosynchronous mode^{†‡} (see Figure 16)

NO.			MIN	MAX	UNIT
1	t _{c(SCC)}	Cycle time, SCInCLK§	8t _{c(ICLK)}		ns
2	t _{w(SCCH)}	Pulse duration, SCInCLK high	$0.5t_{c(SCC)} - 0.25t_{c(ICLK)}$	$0.5t_{c(SCC)} + 0.25t_{c(ICLK)}$	ns
3	t _{w(SCCL)}	Pulse duration, SCInCLK low	$0.5t_{c(SCC)} - 0.25t_{c(ICLK)}$	$0.5t_{c(SCC)} + 0.25t_{c(ICLK)}$	ns
4	t _{d(SCCH-TXV)}	Delay time, SCInCLK high to SCInTX valid		$2t_{c(ICLK)} + 12 + t_r$	ns
5	$t_{V(TX)}$	Valid time, SCInTX data after SCInCLK low	2t _{c(SCC)} -10		ns
6	t _{su(RX-SCCL)}	Setup time, SCInRX before SCInCLK low	0		ns
7	t _{v(SCCL-RX)}	Valid time, SCInRX data after SCInCLK low	2t _{c(ICLK)} + 10		ns

 $[\]dagger t_{c(ICLK)}$ = interface clock cycle time = $1/f_{(ICLK)}$

[§] When driving an external SCInCLK, the following must be true: $t_{c(SCC)} \ge 8t_{c(ICLK)}$



NOTE A: Data transmission/reception characteristics for isosynchronous mode with external clocking are similar to the asynchronous mode. Data transmission occurs on the SCICLK rising edge, and data reception on the SCICLK falling edge.

Figure 16. SCIn Isosynchronous Mode Timing Diagram for External Clock

[‡] For rise and fall timings, see the "switching characteristics for output timings versus load capacitance" table.

SPNS081D - MARCH 2003 - REVISED AUGUST 2006

high-end timer (HET) timings

minimum PWM output pulse width:

This is equal to one High Resolution Clock Period (HRP). The HRP is defined by the 6-bit High Resolution Prescale Factor (hr) which is user defined, giving prescale factors of 1 to 64, with a linear increment of codes.

Therefore, the minimum PWM output pulse width = HRP(min) = hr(min)/SYSCLK = 1/SYSCLK

For example, for a SYSCLK of 30 MHz, the minimum PWM output pulse width = 1/30 = 33.33ns

minimum input pulses we can capture:

The input pulse width must be greater or equal to the Low Resolution Clock Period (LRP), i.e., the HET loop (the HET program must fit within the LRP). The LRP is defined by the 3-bit Loop-Resolution Prescale Factor (lr), which is user defined, with a power of 2 increment of codes. That is, the value of Ir can be 1, 2, 4, 8, 16, or 32.

Therefore, the minimum input pulse width = LRP(min) = hr(min) * Ir(min)/SYSCLK = 1 * 1/SYSCLK

For example, with a SYSCLK of 30 MHz, the minimum input pulse width = 1 * 1/30 = 33.33 ns

Note: Once the input pulse width is greater than LRP, the resolution of the measurement is still HRP. (That is, the captured value gives the number of HRP clocks inside the pulse.)

Abbreviations:

High resolution clock period = HRP = hr/SYSCLK

Loop resolution clock period = LRP = hr*lr/SYSCLK

hr = HET high resolution divide rate = 1, 2, 3,...63, 64

Ir = HET low resolution divide rate = 1, 2, 4, 8, 16, 32

SPNS081D - MARCH 2003 - REVISED AUGUST 2006

standard CAN controller (SCC) mode timings

dynamic characteristics for the CANSTX and CANSRX pins

	PARAMETER	MIN	MAX	UNIT
t_d (CANSTX)	Delay time, transmit shift register to CANSTX pin [†]		15	ns
t_d (CANSRX)	Delay time, CANSRX pin to receive shift register		5	ns

[†] These values do not include rise/fall times of the output buffer.

SPNS081D - MARCH 2003 - REVISED AUGUST 2006

multi-buffered A-to-D converter (MibADC)

The multi-buffered A-to-D converter (MibADC) has a separate power bus for its analog circuitry that enhances the A-to-D performance by preventing digital switching noise on the logic circuitry which could be present on V_{SS} and V_{CC} from coupling into the A-to-D analog stage. All A-to-D specifications are given with respect to AD_{REFLO} unless otherwise noted.

MibADC recommended operating conditions[†]

		MIN	MAX	UNIT
AD_{REFHI}	A-to-D high -voltage reference source	V _{SSAD}	V_{CCAD}	V
AD _{REFLO}	A-to-D low-voltage reference source	V _{SSAD}	V _{CCAD}	V
V_{AI}	Analog input voltage	V _{SSAD} - 0.3	V _{CCAD} + 0.3	V
I _{AIC}	Analog input clamp current [‡] $(V_{AI} < V_{SSAD} - 0.3 \text{ or } V_{AI} > V_{CCAD} + 0.3)$	- 2	2	mA

 $[\]dagger$ For V_{CCAD} and V_{SSAD} recommended operating conditions, see the "device recommended operating conditions" table.

operating characteristics over full ranges of recommended operating conditions^{§¶}

PARAMETER		DESCRIPTION/CONDITIONS		MIN	TYP	MAX	UNIT
R _i	Analog input resistance	See Figure 17			250	500	Ω
C _i	Analog input capacitance	See Figure 17	Conversion			10	pF
O _I	Analog input capacitance	See Figure 17	Sampling			30	pF
I _{AIL}	Analog input leakage current	See Figure 17		– 1		1	μА
I _{ADREFHI}	AD _{REFHI} input current	AD _{REFHI} = 3.6 V, AD _{REFLO} = V _{SSAD}				5	mA
CR	Conversion range over which specified accuracy is maintained	AD _{REFHI} – AD _{REFLO}		3		3.6	V
E _{DNL}	Differential nonlinearity error	Difference between the actual step width and the ideal value after offset correction. (See Figure 18)				±2	LSB
E _{INL}	Integral nonlinearity error	Maximum deviation from the best straight line through the MibADC. MibADC transfer characteristics, excluding the quantization error after offset correction. (See Figure 19)				±2	LSB
E _{TOT}	Total error/Absolute accuracy	Maximum value of the difference between an analog value and the ideal midstep value. (See Figure 20)				±2	LSB

 $[\]S V_{CCAD} = AD_{REFHI}$

¶ 1 LSB = $(AD_{REFHI} - AD_{REFLO})/2^{10}$ for the MibADC



[‡] Input currents into any ADC input channel outside the specified limits could affect conversion results of other channels.

multi-buffered A-to-D converter (MibADC) (continued)




Figure 17. MibADC Input Equivalent Circuit

multi-buffer ADC timing requirements

		MIN	MAX	UNIT
t _{c(ADCLK)}	Cycle time, MibADC clock	0.05		μS
$t_{d(SH)}$	Delay time, sample and hold time	1		μS
t _{d(C)}	Delay time, conversion time	0.55		μS
t _{d(SHC)} †	Delay time, total sample/hold and conversion time	1.55		μS

[†] This is the minimum sample/hold and conversion time that can be achieved. These parameters are dependent on many factors; for more details, see the *TMS470R1x Multi-Buffered Analog-to-Digital Converter (MibADC) Reference Guide* (literature number SPNU206).

multi-buffered A-to-D converter (MibADC) (continued)

The differential nonlinearity error shown in Figure 18 (sometimes referred to as differential linearity) is the difference between an actual step width and the ideal value of 1 LSB.




Figure 18. Differential Nonlinearity (DNL)

The integral nonlinearity error shown in Figure 19 (sometimes referred to as linearity error) is the deviation of the values on the actual transfer function from a straight line.




Figure 19. Integral Nonlinearity (INL) Error



multi-buffer A-to-D converter (MibADC) (continued)

The absolute accuracy or total error of an MibADC as shown in Figure 20 is the maximum value of the difference between an analog value and the ideal midstep value.





Figure 20. Absolute Accuracy (Total) Error

MECHANICAL DATA

PN (S-PQFP-G80)

PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-026

Thermal Resistance Characteristics

PARAMETER	°C/W
R_{\ThetaJA}	48
$R_{\Theta JC}$	5



SPNS081D - MARCH 2003 - REVISED AUGUST 2006

List of Figures

TMS470R1VF334 80-Pin Pin Package (TOP VIEW)

Functional Block Diagram

Figure 1. Memory Map

Figure 2. TMS470R1x Family Nomenclature

Figure 3. Test Load Circuit

Figure 4. Crystal/Clock Connection

Figure 5. CLKOUT Timing Diagram

Figure 6. ECLK Timing Diagram

Figure 7. PORRST Timing Diagram

Figure 8. JTAG Scan Timing

Figure 9. CMOS-Level Outputs

Figure 10. CMOS-Level Inputs

Figure 11. SPIn Master Mode External Timing (CLOCK PHASE = 0)

Figure 12. SPIn Master Mode External Timing (CLOCK PHASE = 1)

Figure 13. SPIn Slave Mode External Timing (CLOCK PHASE = 0)

Figure 14. SPIn Slave Mode External Timing (CLOCK PHASE = 1)

Figure 15. SCIn Isosynchronous Mode Timing Diagram for Internal Clock

Figure 16. SCIn Isosynchronous Mode Timing Diagram for External Clock

Figure 17. MibADC Input Equivalent Circuit

Figure 18. Differential Nonlinearity (DNL)

Figure 19. Integral Nonlinearity (INL) Error

Figure 20. Absolute Accuracy (Total) Error

Mechanical Data



SPNS081D - MARCH 2003 - REVISED AUGUST 2006

Device Part Number

List of Tables

Table 8.

Table 1.	<u>Device Characteristics</u>
Table 2.	Memory Selection Assignment
Table 3.	Flash Sectors
Table 4.	VF334 Peripherals, System Module, and Flash Base Addresses
Table 5.	Interrupt Priority
Table 6.	MibADC Event Hookup Configuration
Table 7.	TMS470 Device ID Bit Allocation Register



TMS470R1VF334 16/32-BIT RISC FLASH MICROCONTROLLER REVISION HISTORY

REVISION HISTORY

REV	DATE	NOTES
D		Updates: Page 21, operating junction temperature range broken out into A, T, and Q versions Page 34, timing #5 updated

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and application s using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different form or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

Amplifiers
Data Converters
DSP
Interface
Logic
Power Mgmt
Microcontrollers
Low Power Wireless

amplifier.ti.com dataconverter.ti.com dsp.ti.com interface.ti.com logic.ti.com power.ti.com microcontroller.ti.com www.ti.com/lpw

Applications

Audio
Automotive
Broadband
Digital Control
Military
Optical Networking
Security
Telephony
Video & Imaging
Imaging Wireless

www.ti.com/audio
www.ti.com/automotive
www.ti.com/broadband
www.ti.com/digitalcontrol
www.ti.com/military
www.ti.com/opticalnetwork
www.ti.com/security
www.ti.com/telephony
www.ti.com/video
www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated