CMOS 4-Bit Microcontroller

# TMP47C222N, TMP47C422N TMP47C222F, TMP47C422F TMP47C222U, TMP47C422U

The TMP47C222/422 are high speed and high performance 4-bit single chip micro computers, integrating AD converter, pulse output, zero-cross detector and LCD driver based on the TLCS-470 series.

Part No.	ROM	RAM	Rackage	OTP
TMP47C222N			P-SDIP42-600-1.78	TMP47P422VN
TMP47C222F	2048 × 8-bit	192 × 4-bit	P-QFP44-1414-0.80D	TMP47P422VF
TMP47C222U			P-QFP44-1010-0.80	TMP47P422VU
TMP47C422N			P-SDIP42-600-1.78	TMP47P422VN
TMP47C422F	4096 × 8-bit	256 × 4-bit	P-QFP44-1414-0.80D	TMP47P422VF
TMP47C422U			P-QFP44-1010-0.80	TMP47P422VU

### **Features**

◆4-bit single chip microcomputer

♦ Instruction execution time: 1.0  $\mu$ s (at 8 MHz) ◆Low voltage operation: 2.2 V (at 4.2 MHz)

◆92 basic instructions

 Table look-up instructions ◆Subroutine nesting: 15 levels max

♦6 interrupt sources (External: 2, Internal: 4) All sources have independent latches each, and multiple


interrupt control is available. ♦I/O port (SDIP: 20 pins, QFP: 22 pins)

◆Interval Timer

◆Two 12-bit Timer/Counters

Timer, event counter, and pulse width measurement mode

- ◆Watchdog Timer
- ◆Serial Interface with 8-bit buffer
  - Simultaneous transmission and reception capability
  - 8/4-bit transfer, external/internal clock, and leading/trailing edge shift mode



For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA

making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments transportation instruments, traffic signal instruments control instruments, medical instruments. transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's

The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

2000-10-19 6-22-1

- ◆8-bit successive approximate type AD converter
  - With sample and hold
  - 4 analog inputs
  - Conversion time: 24  $\mu$ s (at 8 MHz)
- ◆Pulse output

Buzzer drive/Remocon carrier

- **♦**Zero-cross detector
- **♦**LCD driver
  - LCD direct drive capability (max 10-digit display at 1/4 duty LCD)
  - 1/4, 1/3, 1/2 duties or static drive are programmably selectable.
- ◆Dual-clock operation

High-speed / Low-power-consumption operating mode

◆Hold function

Battery/Capacitor back-up

♦ Emulation pod: BM47C422

6-22-2 2000-10-19

#### Pin Assignments (Top View) P-SDIP42-600-1.78 SEG0 42 -VDD SEG1 2 41 ➤ COM4 **→**COM3 3 40 SEG2 <del>←</del> SEG3 <del>≺</del> 4 → COM2 39 SEG4 5 38 →coM1 SEG5 <del>≺</del> 37 **⊐**←−VLC →HOLD (KE0) SEG6 ← 36 **□**<del><</del>RESET SEG7 8 35 SEG8 <del>←</del> 9 34 → XOUT SEG9 ← 10 33 \_\_\_XIN SEG10 ← 11 32 **□**←≻R92 (SCK) 31 → R91 (SO) SEG11 <del>←</del> 12 R60 (SEG12) ←>□ 13 30 → R90 (SI) R61 (SEG13) ←>□ 14 29 □<del><>></del>R83 (T1) 15 R62 (SEG14) ←>□ 28 <del>□</del>←≻R82 (<del>INT1</del>/ZIN) 27 □<del><></del>R81 (T2) R63 (SEG15) ←>□ 16 → R80 (INT2) R40 (AIN0 /SEG16) ←>□ 17 26 R41 (AIN1/SEG17) ←>□ 18 25 □<del><>></del>R73 (XTOUT) R42 (AIN2/SEG18) ←>□ 19 **□**←≻R72 (XTIN) 24 R43 (AIN3/SEG19) ←>□ 20 23 □<del><></del>R71 (PULSE) 21 22 □<del><></del>R70 VSS -R82 (INT1/ZIN) P-QFP44-1414-0.80D P-QFP44-1010-0.80 HOLD (KEO) R92 (SCK) R91 (SO) R90 (S1) □R83 (T1) RESE 33 32 31 30 29 28 27 26 25 24 23 VLC \_\_\_\_\_\_ 34 22 R81 (T2) сом1 □ 35 21 ──── R80 (INT2) COM2 36 20 TTTT R73 (XOUT) сомз 🗆 37 19 \_\_\_\_\_ R72 (XTIN) R71 (PULSE) COM4 L 38 18 39 VDD I 17 □□□ R70 SEG0 40 16 VSS VSS SEG1 41 □□□ R43 (AIN3 / SEG19) 15 SEG2 42 14 □□□ R42 (AIN2 / SEG18) SEG3 43 13 TTTT R41 (AIN1 / SEG17) 44 O SEG4 12 R40 (AIN0 / SEG16) 7 5 6 8 9 10 11 3 SEG6 SEG7 SEG8 SEG9 SEG10□ SEG11 R60 (SEG12) R61 (SEG13) R62 (SEG14) R63 (SEG15)

6-22-3 2000-10-19

## **Pin Function**

Pin Name	Input / Output	Fund	ction			
R43 (AIN3/SEG19) to R40 (AIN0/SEG16)	I/O (I /O)	4-bit I/O ports with latch (P5 port has only	AD converter analog input / LCD segment drive output			
P51, P50	Output	2-bit).	(Note)			
R63 (SEG15) to R60 (SEG12)	I/O (Output)	These ports can be set, cleared and tested	LCD segment drive output			
R73 (XTOUT)	I/O (Output)	for each bit as specified by L-register	Resonator connecting pins			
R72 (XTIN)	I/O (Input)	indirect addressing bit manipulation	(Low-frequency).			
R71 (PULSE)	I/O (Output)	instruction.	Pulse output			
R70	I/O					
R83 (T1)		4-bit I/O ports with latch	Timer / Counter1 external input			
R82 (INT1/ZIN)	I/O	When used as input port, external interrupt input pin, or timer/counter	External interrupt1 and zero-cross input			
R81 (T2)	(Input)	external input pin, the latch must be set to	Timer / Counter2 external input			
R80 (ĪNT2)		<b>"1"</b> .	External interrupt2 input			
R92 ( <del>SCK</del> )	1/0 (1/0)	3-bit I/O ports with latch	Serial clock I/O			
R91 (SO)	I/O (Output)	When used as input port or serial port, the	Serial data output			
R90 (SI)	I/O (Input)	latch must be set to "1".	Serial data input			
SEG11 to SEG0		LCD segment drive output				
COM4 to COM1	Output	LCD Common drive output				
XIN	Input	Resonator connecting pins (High-frequency				
хоит	Output	For inputting external clock, XIN is used and	I XOUT is opened			
RESET	Input	Reset signal input				
HOLD (KEO)	I/O (Input)	HOLD request/release signal input	sense input			
VDD (VAREF)		+ 5 V	AD converter analog reference voltage			
VSS (VASS)	Power Supply	0 V (GND)	AD converter analog reference voltage (GND)			
VLC		LCD drive power supply				

Note: TMP47C222/422N (SDIP) do not have port P5.

## **Operational Description**

Concerning the TMP47C222/422 the configuration and functions of hardware are described. The basic instruction of configuration in the TMP47C222/422 is the same as those of TLCS-470 series.

## 1. System Configuration

- ◆Internal CPU Function
  - 2.1 Program Counter (PC)
  - 2.2 Program Memory (ROM)
  - 2.3 H Register, L Register
  - 2.4 Data Memory (RAM)
    - a. Stack,
    - b. Stack Pointer Word (SPW),
    - c. Data Counter (DC)
  - 2.5 ALU, Accumulator
  - 2.6 Flags
  - 2.7 System Clock Controller
  - 2.8 Interrupt Controller
  - 2.9 Reset Controller
  - Watchdog Timer

- ◆Peripheral Hardware Function
  - 3.1 I/O Ports
  - 3.2 Interval Timer
  - 3.3 Timer/Counters (TC1, TC2)
  - 3.4 Pulse output
  - 3.5 Zero-cross detector
  - 3.6 AD converter
  - 3.7 Serial Interface
  - 3.8 LCD Driver

## 2. Internal CPU Function

## 2.1 Program Counter (PC)

The program counter is a 12-bit binary counter which indicates the address of the program memory storing the next instruction to be executed. Normally, the PC is incremented by the number of bytes of the instruction every time it is fetched. When a branch instruction or a subroutine instruction has been executed or an interrupt has been accepted, the specified values listed in Table 2-1 are set to the PC. The PC is initialized to "0" during reset. In the TMP47C222/422, the long franch instruction [BSL a] should not be used.




Figure 2-1. Configuration of Program Counter

The PC can directly address a 4096-byte address space. However, with the short branch and subroutine call instructions, the following points must be considered in the TMP47C222/422, the long branch instruction [BSL a] should not be used.

## (1) Short branch instruction [BSS a]

In [BSS a] instruction execution, when the branch condition is satisfied, the value specified in the instruction is set to the lower 6 bits of the PC. That is, [BSS a] becomes the in-page branch instruction. When [BSS a] is stored at the last address of the page, the upper 6 bits of the PC point the next page, so that branch is made to the next page.

## (2) Subroutine call instruction [CALL a]

In [CALL a] instruction execution, the contents of the PC are saved to the stack then the value specified in the instruction is set to the PC. The address which can be specified by the instruction consists of 11 bits and the most significant bit of the PC is always "0". Therefore, the entry address of the subroutine should be within an address range of 000<sub>H</sub> through 7FF<sub>H</sub>.

In	structio or	n		Condition					Prog	gram Co	unter	(PC)					
0	peration	า			PC <sub>11</sub>	PC <sub>10</sub>	PC <sub>9</sub>	PC <sub>8</sub>	PC <sub>7</sub>	PC <sub>6</sub>	PC <sub>5</sub>	PC <sub>4</sub>	PC <sub>3</sub>	PC <sub>2</sub>	PC <sub>1</sub>	- T -	PC <sub>0</sub>
o n	BS a	a	SF = 1 (Branch	n condition is satisfied)			li	mmedi	ate dat	a specit	fied by	the ins	tructio	n			
c t i		-	SF = 0	(Branch condition is not satisfied)						+	2						
2			SF = 1	Lower 6-bit address ≠111111			Hold			lmr	nediate	e data s	pecifie	d by th	ne instr	uct	ion
l n s t	BSS a	BSS a		3r = 1	Lower 6-bit address = 111111 (last address in page)			+ 1			Immediate data specified by the			ne instr	ucti	ion	
<b> </b>			SF = 0							+	1						
°	CALL	а			0			lmm	ediate	data sp	ecified	by the	instruc	tion			
0	CALLS	a			0	0	0	0		ta genera ecified b			diate	1	1		0
ے 1	RET							The r	eturn a	ddress	estore	d from	stack				
0 W	RETI							The r	eturn a	ddress i	estore	d from	stack				
Гû	Others						Increm	nented	by the i	numbe	r of byt	es in th	e instri	uction			
	errupt eptance				0	0	0	0	0	0	0	0	Inte	rrupt v	ector		0
	Reset				0	0	0	0	0	0	0	0	0	0	0		0

Table 2-1. Status Change of Program Counter

#### 2.2 **Program Memory (ROM)**

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the contents of the PC.


The fixed data can be read by using the table look-up instructions.

# • Table look-up instructions

[LDL A, @DC], [LDH A, @DC+]

The table look-up instructions read the lower and upper 4 bits of the fixed data stored at the address specified in the data counter (DC) to place them into the accumulator. [LDL A, @DC] instruction reads the lower 4 bits of fixed data, and [LDH A, @DC+] instruction reads the upper 4 bits.

The DC is a 12-bit register, allowing it to address the entire program memory space.



Program Meory

## 2.2.1 Program Memory Capacity

Figure 2-3 shows the program memory map. Address  $000_{\rm H}$  to  $086_{\rm H}$  of the program memory are also used for special purposes.

## 2.2.2 Program Memory Map

The TMP47C222 has 2048  $\times$  8 bits (addresses 000<sub>H</sub> to 7FF<sub>H</sub>) of program memory (mask ROM), the TMP47C422 has 4096  $\times$  8 bits (addresses 000<sub>H</sub> to FFF<sub>H</sub>).

On the TMP47C222, no physical program memory exists in the address range  $800_H$  to FFF<sub>H</sub>. However, if this space is accessed by program, the most significant bit of each address is always regarded as "0" and the contents of the program memory corresponding to the address  $900_H$  to  $900_H$  are read.




Figure 2-3. Program Memory Map

## 2.3 H Register and L Register

The H register and the L register are 4-bit general registers. They are also used as a register pair (HL) for the data memory (RAM) addressing pointer. The RAM consists of pages, each page being 16 words long (1 word = 4 bits). The H register specifies a page and the L register specifies an address in the page.

The L register has the auto-post-increment/decrement capability, implementing the execution of composite instructions. For example, [ST A, @HL+] instruction automatically increments the contents of the L register after data transfer.

During the execution of [SET @L], [CLR @L], or [TEST @L] instructions, the L register is also used to specify the bits corresponding to I/O port pins R73 through R40 (the indirect addressing of port bits by the L register).




Figure 2-4. Configuration of H and L Registers

## **Electrical Characteristics**

Absolute Maximum Ratings  $(V_{SS} = 0 V)$ 

Parameter	Symbol	Pins	Ratings	Unit
Supply Voltage	$V_{DD}$		– 0.3 to 6.5	V
Input Voltage	$V_{IN}$		– 0.3 to V <sub>DD</sub> + 0.3	٧
Output Voltage	V <sub>OUT</sub>		– 0.3 to V <sub>DD</sub> + 0.3	٧
Output Coment (Par 1 min)	I <sub>OUT1</sub>	Port R4, R7	30	A
Output Current (Per 1 pin)	I <sub>OUT2</sub>	Port R5, R6, R8, R9	3.2	mA
Bower Dissipation [Tony 70°C]	ZI <sub>OUT1</sub>	Port R4, R7	120	mW
Power Dissipation [Topr = 70°C]	PD		400	mvv
Soldering Temperature (time)	Tsld		260 (10 s)	°C
Storage Temperature	Tstg		– 55 to 125	°C
Operating Temperature	Topr		– 30 to 70	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant.

Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

**Recommended Operating Conditions** 

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Pins	Conditions	Min	Max	Unit	
			fc = 8.0 MHz	2.7			
Cumply Maltage	1 ,,		fc = 4.2 MHz	2.2	5.5	l <sub>v</sub>	
Supply Voltage	V <sub>DD</sub>		In the SLOW mode	2.2	5.5	"	
			In the HOLD mode	2.0			
	V <sub>IH1</sub>	Except Hysteresis Input	In the normal	$V_{DD} \times 0.7$	V <sub>DD</sub>		
Input High Voltage	V <sub>IH2</sub>	Hysteresis Input	operating area	$V_{DD} \times 0.75$		V	
	V <sub>IH3</sub>		In the HOLD mode	$V_{DD} \times 0.9$			
	$V_{IL1}$	Except Hysteresis Input	In the normal		$V_{DD} \times 0.3$		
Input Low Voltage	$V_{IL2}$	Hysteresis Input	operating area	0	$V_{DD} \times 0.25$	V	
	$V_{IL3}$		In the HOLD mode		$V_{DD} \times 0.1$		
			$V_{DD} = 2.7 \text{ to } 5.5 \text{ V}$		8.0		
Clask Francians	fc	XIN, XOUT	$V_{DD} = 2.2 \text{ to } 5.5 \text{ V}$	0.4	4.2	MHz	
Clock Frequency			In the RC oscillation		2.5	IVIHZ	
	fs	XTIN, XTOUT	$V_{DD} = 2.2 \text{ to } 5.5 \text{ V}$	30	34		

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

**DC Characteristics** 

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit
Hysteresis Voltage	V <sub>HS</sub>	Hysteresis Input		_	0.7	_	V
Hysteresis Voltage  Input Current  Input Resistance Output Leakage Current Output Low Current Output Low Voltage  Segment Output Low Resistance Common Output Low Resistance Segment Output High Resistance Common Output High Resistance Common Output High Resistance Supply Current (in the Normal mode)  Supply Current (in the SLOW mode)	I <sub>IN1</sub>	RESET, HOLD	$V_{DD} = 5.5 \text{ V}, V_{IN} = 5.5 \text{V} / 0 \text{V}$	_	_	± 2	μΑ
input current	I <sub>IN2</sub>	Open drain output ports	VDD = 3.3 V, VIN = 3.3 V / OV				μΑ
Input Resistance	R <sub>IN</sub>	RESET		100	220	450	kΩ
Output Leakage Current	I <sub>LO</sub>	Open drain output ports	V <sub>DD</sub> = 5.5 V, V <sub>OUT</sub> = 5.5 V	_	_	2	μΑ
Output Low Current	l <sub>OL</sub>	Port R4, R7	$V_{DD} = 4.5 \text{ V}, \ V_{OL} = 1.0 \text{ V}$	7	10	_	mA
Output Low	.,	D . DE DE DO DO	$V_{DD} = 4.5 \text{ V}, I_{OL} = 1.6 \text{ mA}$	_	_	0.4	] ,,
Voltage	V <sub>OL</sub>   Port P5, R6, R8, R	Port P5, R6, R8, R9	$V_{DD} = 2.2 \text{ V}, \ I_{OL} = 20 \ \mu\text{A}$	_	_	0.1	V
Segment Output Low Resistance	R <sub>OS1</sub>	SEG pin			10 or	_	kΩ
Common Output Low Resistance	R <sub>OC1</sub>	COM pin		-	20		K77
Segment Output High Resistance	R <sub>OS2</sub>	SEG pin			70 or		kΩ
Resistance	R <sub>OC2</sub>	COM pin	$V_{DD} = 5 \text{ V}, V_{DD} - V_{LC} = 3 \text{ V}$		200		Ka2
	V <sub>O2/3</sub>			3.8	4.0	4.2	
Segment/Common Output Registance	V <sub>O1/2</sub>	SEG / COM pin		3.3	3.5	3.7	V
	V <sub>O1/3</sub>			2.8	3.0	3.2	
			$V_{DD} = 5.5 V$ , fc = 4 MHz	_	2	4	
Supply Current (in the Normal mode)	I <sub>DD</sub>		$V_{DD} = 3.0 \text{ V}, \text{ fc} = 4 \text{ MHz}$	_	1	2	mA
			V <sub>DD</sub> = 3.0 V, fc = 400 kHz		0.5	1	
Supply Current (in the SLOW mode)	I <sub>DDS</sub>		V <sub>DD</sub> = 3.0 V, fs = 32.768 kHz	_	20	40	μΑ
Supply Current (in the HOLD mode)	I <sub>DDH</sub>		V <sub>DD</sub> = 5.5 V		0.5	10	μΑ

- Note 1: Typ. values show those at Topr =  $25^{\circ}$ C,  $V_{DD} = 5$  V.
- Note 2: Input Current  $I_{IN1}$ : The current through resistor is not included.
- Note 3: Output Resistance  $R_{os}$ ,  $R_{oc}$ ; Shows on-resistance at the level switching.
- Note 4:  $V_{O2/3}$ ; Shows 2/3 level output voltage, when the 1/4 or 1/3 duty LCD is used.
  - $V_{O1/2}$ ; Shows 1/2 level output voltage, when the 1/2 duty or static LCD is used.
  - $V_{O1/3}$ ; Shows 1/3 level output voltage, when the 1/4 or 1/3 duty LCD is used.
- Note 5: Supply Current  $I_{DD}$ ,  $I_{DDH}$ :  $V_{IN} = 5.3 \text{ V} / 0.2 \text{ V} (V_{DD} = 5.5 \text{ V})$ , 2.8 V / 0.2 V ( $V_{DD} = 3.0 \text{ V}$ )
  - Supply Current  $I_{DDS}$  ;  $V_{IN} = 2.8 \text{ V} / 0.2 \text{ V}$ . Low frequency clock is only osillated.
- Note 6: When using LCD, it is necessary to consider values of Ros 1/2 and Roc 1/2.
- Note 7: Times fou SEG/COM output switching on; Ros1, Roc1: 2/fc (s)

Ros2, Roc2:  $1/(n \cdot f_F)$  (1/n; duty,  $f_F$ : frame frequency)

6-22-66 2000-10-19

**AD Conversion Characteristics** 


 $(Topr = -30 \text{ to } 70^{\circ}C)$ 

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Analog Reference Voltage Range	ΔV <sub>AREF</sub>	V <sub>DD</sub> - V <sub>SS</sub>	2.7	_	_	<b>V</b>
Analog Input Voltage	V <sub>AIN</sub>		V <sub>SS</sub>	_	V <sub>DD</sub>	٧
Analog Supply current	I <sub>REF</sub>		_	0.5	1.0	mA
Nonlinearity Error			_	_	± 1	
Zero Point Error		V <sub>DD</sub> = 2.7 V to 5.5 V	_	_	± 1	
Full Scale Error		V <sub>SS</sub> = ± 0.000 V	_	_	± 1	LSB
Total Error			_	_	± 2	


AC Characteristics	$\int (V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$					
Parameter	Symbol	Conditions				

Parameter	Symbol	Conditions		Min	Тур.	Max	Unit
			$V_{DD} = 2.7 \text{ to } 5.5 \text{V}$	1.0			
		In the normal	$V_{DD} = 2.2 \text{ to } 5.5 \text{V}$	1.9		20	
Instruction Cycle Time	tcy	mode	RC oscillation	3.2	_		$\mu$ s
		In the SI	LOW mode	235		267	
	t <sub>WCH</sub>	For external clock	V <sub>DD</sub> ≧ 2.7 V	60			
High level clock pulse width			V <sub>DD</sub> <2.7 V	120			
Landa de la la la la constitución			V <sub>DD</sub> ≧ 2.7 V	60	_	_	ns
Low level clock pulse width	t <sub>WCL</sub>	(XIN input)	V <sub>DD</sub> <2.7 V	120			
AD Conversion Time	t <sub>ADC</sub>			-	24 tcy	_	
AD Sampling Time	t <sub>AIN</sub>			_	2 tcy	_	$\mu$ s
Shift data Hold Time	t <sub>SDH</sub>			0.5 tcy – 0.3	_	_	$\mu$ s

Note 1: AD conversion timing: Internal circuit for pins AIN0 to 7




 Electrical change inust be loaded into the buit-in condensen during t<sub>AIN</sub> for normal AD conversion.






Note 2: Shift data Hold Time: External circuit for pins



Serial port (completed of transmission)




## **Zero-Cross Detection Characteristics**

(Vss = 0V, Topr = -30 to  $70^{\circ}$ C)

Parameter	Symbol	Conditions	Min	Тур.	Max	Unit
Zero-cross Input Voltage	V <sub>ZC</sub>	AC coupling (C = 0.1 $\mu$ F)	1.0	_	3.0	V <sub>P-P</sub>
Zero-cross Accuracy	V <sub>AZC</sub>	$f_{ZC} = 50$ to 60 Hz (sine curve)	_	_	± 135	mV
Zero-cross input frequensy	f <sub>ZC</sub>		40	-	1000	Hz


1/f<sub>ZC</sub>

Note 3: Zero-cross detection input: External circuit for pin ZIN




AC input

signal




## **Recommended Oscillating Conditions**


 $(V_{SS} = 0 \text{ V}, V_{DD} = 2.2 \text{ to } 5.5 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 





Note: In order to get the accurate oscillation frequency, the adjustment of capacitors must be required.


## **Typical Characteristics**

















6-22-70 2000-10-19