CMOS 4-Bit Microcontroller

# TMP47C103N, TMP47C203N TMP47C103M, TMP47C203M

The TMP47C103/203 are high speed and high performance 4-bit single chip micro computers, integrating ROM, RAM, input/output ports and timer/counters on a ship.

The TMP47C103/203 are srandard LSI in the TLCS-47E series.

In addition, they have 8 bit SIO, watchdog timer and the output port with LED direct drive capabilty.

Part No.	ROM	RAM	Package	OTP Version
TMP47C103N	10240 hit	C44 hit	P-SDIP28-400-1.78	TMP47P403VN
TMP47C103M	1024 × 8-bit	64 × 4-bit	P-SOP28-450-1.27	TMP47P403VM
TMP47C203N	2040 0 1-14	420 4 1-14	P-SDIP28-400-1.78	TMP47P403VN
TMP47C203M	2048 × 8-bit	128 × 4-bit	P-SOP28-450-1.27	TMP47P403VM

#### **Features**

◆4-bit single chip microcomputer

♦Instruction execution time: 1.3  $\mu$ s (at 6 MHz) ◆Low voltage operation: 2.2 V (at 2 MHz RC)

◆90 basic instructions

ROM table look-up instructions

5-bit to 8-bit data conversion instruction


◆Subroutine nesting: 15 levels max

◆6 interrupt sources (External: 2, Internal: 4) All sources have independent latches each, and multiple interrupt control is available

- ◆I/O port (23 pins)
- ◆Two 12-bit Timer / Counters

Timer, event counter, and pulse width measurement mode

- ◆Interval Timer
- **♦**Watchdog Timer
- ◆Serial Interface with 8-bit buffer
- Simultaneous transmission and reception capability
- 4/8-bit transfer, external / internal clock, and leading/trailing edge shift mode



For a discussion of how the reliability of microcontrollers can be predicted, please refer to Section 1.3 of the chapter entitled Quality and Reliability Assurance / Handling Precautions.

TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA

products could cause loss of human life, bodily injury or damage to property.

In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..

The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, applications) of the products of the products applications (computer, applications) of the products applications (computer, applications) of the products is applications (computer, applications) of the products are used within specified operating applications (computer, applications) of the products are used within specified operating applications (computer, applications) of the products are used within specified operating applications (computer, applications) of the products are used within specified operating applications (computer, applications) of the products are used within specified operating applications (computer, applications) of the products are used within specified operating applications (computer, applications) of the products are used within specified operating applications (computer, applications) of the products are used within specified operating applications (computer, applications) of the products are used within specified operating applications (computer) applications (computer) of the products are used within specified operating applications (computer).

personal equipment, office equipment, measuring equipment, industrial robotics, domestic applications (colingular, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's

The products described in this document are subject to the foreign exchange and foreign trade laws.

The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.

The information contained herein is subject to change without notice.

2000-10-19 6-03-1

♦ High current outputs


LED direct drive capability: typ. 20 mA × 8 bits (port R5, R6) typ. 7 mA × 4 bits (port R4)

♦ Hold function


Battery / Capacitor back-up ◆Real Time Emulator: BM47C203

6-03-2 2000-10-19

#### Pin Assignment (Top View)



# **Block Diagram**



# **Pin Function**

Pin Name	Input / Output	Functions					
R43 to R40		4-bit I/O port with latch (R7 port has only 3-bit).					
R53 to R50	I/O	When used as input port, the latch must	8-bit data are output by the 5-bit to 8-bit				
R63 to R60		be set to "1".  Every bit data is possible to be set, cleared	data conversion instruction [OUTB @HL].				
R72 to R71	1/0	and tested by the bit manipulation instruction of the L-register indirect					
R70 (WTO)	I/O(Output)	addressing.	Watchdog timer output				
R83 (T1)		4-bit I/O port with latch.	Timer / C ounter 1 external input				
R82 (INT1)	l/O(Input)	When used as input port, external	External interrupt 1 input				
R81 (T2)		interrupt input pin, or timer/counter external input pin, the latch must be set	Timer / Counter 2 external input				
R80 (ĪNT2)		to "1".	External interrupt 2 input				
R92 (SCK)	I/O(I/O)	3-bit I/O port with latch.	Serial clock I/O				
R91 (SO)	I/O(Output)	When used as input port or serial port, the latch must be set to "1".	Serial data output				
R90 (SI)	I/O(Input)	Tatel must be set to 1.	Serial data input				
XIN	Input	Resonator connecting pins.					
XOUT	Output	For inputting external clock, XIN is used and XOUT is opened.					
RESET	Input	Reset signal input					
HOLD (KEO)	Input(Input)	Hold request / release signal input	Sense input				
VDD	Power Supply	+5 V					
VSS	1 Ower Supply	0 V (GND)					

#### **Operational Description**

Concerning the TMP47C103/203 the configuration and functions of hardwares are described. The basic instruction of configuration in the TMP47C103/203 is the same those of TLCS-47 serise.

### 1. System Configuration

- ◆Internal CPU Function
  - 2.1 Program Counter (PC)
  - 2.2 Program Memory (ROM)
  - 2.3 H Register, L Register
  - 2.4 Data Memory (RAM)
    - a. Stack
    - b. Stack Pointer Word (SPW)
    - c. Data Counter (DC)
  - 2.5 ALU, Accumulator
  - 2.6 Flags
  - 2.7 Clock Generator and Timing Generator
  - 2.8 INTERRUPT FUNCTION
  - 2.9 RESET FUNCTION
- ◆Peripheral Hardware Function
  - 3.1 I/O Ports
  - 3.2 Interval Timer
  - 3.3 Timer / Counters (TC1, TC2)
  - 3.4 Watchdog Timer
  - 3.5 Serial Interface

#### 2. Internal CPU Function

#### 2.1 Program Counter (PC)

The program counter is a 11-bit binary counter which indicates the address of the program memory storing the next instruction to be executed. Normally, the PC is incremented by the number of bytes of the instruction every time it is fetched. When a branch instruction or a subroutine instruction has been executed or an interrupt has been accepted, the specified values listed in Table 2-1 are set to the PC. The PC is initialized to "0" during reset.




Figure 2-1. Configuration of Program Counter

The PC can directly address a 2048-byte address space. However, with the short branch and subroutine call instructions, the following points must be considered.

#### (1) Short branch instruction [BSS a]

In [BSS a] instruction execution, when the branch condition is satisfied, the value specified in the instruction is set to the lower 6 bits of the PC. That is, [BSS a] becomes the in-page branch instruction. When [BSS a] is stored at the last address of the page, the upper 6 bits of the PC point the next page, so that branch is made to the next page.

In	Instruction or Condition						_	n Count			<b>_</b>		l	
	peration			PC <sub>10</sub>	PC <sub>9</sub>	PC <sub>8</sub>	PC <sub>7</sub>	PC <sub>6</sub>	PC <sub>5</sub>	PC <sub>4</sub>	PC3	PC <sub>2</sub>	PC <sub>1</sub>	PC <sub>0</sub>
0	BS a	SF = 1 (Branch	SF = 1 (Branch condition is satisfied)											
c t	3	SF = 0 (Branch condition is not satisfied)			+ 2									
ב		Lower 6-bit address ≠ 111111			Hold Immediate data specified by the i				e instru	instruction				
l n s t	BSS a SF = 1		Lower 6-bit address = 111111 (last address in page)	+ 1			Immediate data specified by the instruction					ıction		
<b> </b>		SF = 0							+ 1					
0	CALL a			Immediate data specified by the instruction										
0	CALLS a			0	0	0			ated by th y the inst		liate	1	1	0
ت ب	RET					Th	ne retur	n addr	ess resto	ored fro	om stac	:k		
e ×	RETI	The return address restored from stack												
Гû	Others			Incremented by the number of bytes in the instruction										
	errupt eptance			0	0	0	0	0	0	0	Inte	rrupt ve	ector	0
	Reset			0	0	0	0	0	0	0	0	0	0	0

Table 2-1. Status Change of Program Counter

# 2.2 Program Memory (ROM)

Programs and fixed data are stored in the program memory. The instruction to be executed next is read from the address indicated by the contents of the PC.

The fixed data can be need by using the table look-up instructions on 5-bit to 8-bit data conversion instruction.

# (1) Table look-up instructions

[LDL A, @DC], [LDH A, @DC+]

The table look-up instructions read the lower and upper 4 bits of the fixed data stored at the address specified in the data counter (DC) to place them into the accumulator. [LDL A, @DC] instruction reads the lower 4 bits of fixed data, and [LDH A, @DC+] instruction reads the upper 4 bits.

The DC is a 12-bit register, allowing it to address the entire program memory space.

In this case, the upper bit of the DC (MSB) is ignared.




Figure 2-2. Configuration of Program Memory

6-03-6 2000-10-19

#### (2) 5-bit to 8-bit data conversion instruction [OUTB @HL]

The 5-bit to 8-bit data conversion instruction reads the fixed data (8 bits) from the data conversion table in the program memory to output the upper 4 bits to port P6 and the lower 4 bits to port P5. The table is located in the last 32-byte space (addresses,7E0<sub>H</sub> through 7FF<sub>H</sub> for the TMP47C203, 3E0<sub>H</sub> through 3FF<sub>H</sub> for the TMP47C103) in the program memory with the lower address consisting of the 5 bits obtained by concatenating the contents of the data memory specified by the HL register pair and the content of the carry flag. This instruction is usable for such applications as converting BCD data into an output code to the 7-segment display elements.

Example: The following shows that the BCD data at address 2F<sub>H</sub> in the data memory is converted into the 7-segment code (e.g., anode common LED) to be output to ports P6 and P5.

LD HL, #2FH; HL $\leftarrow$ 2FH (Data memory address is set)
TEST CF ; CF $\leftarrow$ 0 (The table is specified at addresses 7E0<sub>H</sub> - 7EF<sub>H</sub>)

÷

ORG 07E0H ; Data conversion table

DATA OCOH, OF9H, OA4H, OBOH, 99H, 92H, 82H, OD8H, 80H, 98H




# 2.2.1 Program Memory Map

The TMP47C103 has 1024  $\times$  8 bits (addresses 000<sub>H</sub> through 3FF<sub>H</sub>) of program memory (mask ROM), the TMP47C203 has 2048  $\times$  8 bits (addresses 000<sub>H</sub> through 7FF<sub>H</sub>).

Figure 2-3 shows the program memory map. Address  $000_H$  to  $086_H$  and  $7E0_H$  to  $7FF_H$  ( $3E0_H$  to  $3FF_H$  for the TMP47C103) of the program memory are also used for special purposes.

#### 2.2.2 Program Memory Capacity

On the TMP47C103, no physical program memory exists in the address range  $400_{\rm H}$  through 7FF<sub>H</sub>. However, if this space is accessed by program, the most significant bit of each address is always regarded as "0" and the contents of the program memory corresponding to the address  $000_{\rm H}$  through 3FF<sub>H</sub> are read.



Note: It is necessary to set two data conversion tables to check operation of TMP47C103/203 using TMP47P403V.

For details, see the technical documents of TMP47P403V.

Figure 2-3. Program Memory Map

6-03-7 2000-10-19

#### **Electrical Characteristics**

Absolute Maximum Ratings  $(V_{SS} = 0 V)$ 

Parameter	Symbol	Pins		Ratings	Unit
Supply Voltage	pply Voltage V <sub>DD</sub>			– 0.3 to 6.5	٧
Input Voltage	$V_{IN}$			- 0.3 to V <sub>DD</sub> + 0.3	٧
Output Voltage	V <sub>OUT</sub>			– 0.3 to V <sub>DD</sub> + 0.3	٧
	I <sub>OUT1</sub>	Port R5, R6		30	
Output Current (Per 1 pin)	I <sub>OUT2</sub>	Port R4	15	mA	
	I <sub>OUT3</sub>	Ports R7, R8, R9		3.2	
Output Current (Total)	Σ I <sub>OUT</sub>	Port R4, R5, R6		120	mΑ
Device Dissipation [Tone 70%]	PD		DIP	300	mW
Power Dissipation [Topr = 70°C]	PD		SOP	180	IIIVV
Soldering Temperature (time)	Tsld			260 (10 s)	°C
Storage Temperature	Tstg			– 55 to 125	ů
Operating Temperature	Topr			– 30 to 70	°C

Note: The absolute maximum ratings are rated values which must not be exceeded during operation, even for an instant.

Any one of the ratings must not be exceeded. If any absolute maximum rating is exceeded, a device may break down or its performance may be degraded, causing it to catch fire or explode resulting in injury to the user. Thus, when designing products which include this device, ensure that no absolute maximum rating value will ever be exceeded.

**Recommended Operating Conditions** 

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Pins		Conditions		Min	Max	Unit
Supply Voltage			Name	Crystar	fc = 6.0 MHz	4.5		
	1,,		Normal	or ceramic	fc = 4.2 MHz	2.7	5.5	l ,,
	$V_{DD}$		mode	RC	fc = 2.5 MHz	2.2		٧
			HOLD mode	-	_	2.0		
	$V_{\text{IH1}}$	Except Hysteresis Input		In the normal		$V_{DD} \times 0.7$		
Input High Voltage	$V_{\text{IH2}}$	Hysteresis Input		operating area		$V_{DD} \times 0.75$	$V_{DD}$	V
	V <sub>IH3</sub>			In the H	In the HOLD mode			
	$V_{IL1}$	Except Hysteresis Input		In the normal			$V_{DD} \times 0.3$	
Input Low Voltage	V <sub>IL2</sub>	Hysteresis Input		operating area		0	$V_{DD} \times 0.25$	V
	V <sub>IL3</sub>			In the HOLD mode			$V_{DD} \times 0.1$	
Clock Frequency	requency fc XIN,		XIN, XOUT		V <sub>DD</sub> = 4.5 to 5.5 V		6.0	
					V <sub>DD</sub> = 2.7 to 5.5 V		4.2	MHz
				V <sub>DD</sub> = 2.2 to 5.5 V (RC)			2.5	

Note: The recommended operating conditions for a device are operating conditions under which it can be guaranteed that the device will operate as specified. If the device is used under operating conditions other than the recommended operating conditions (supply voltage, operating temperature range, specified AC/DC values etc.), malfunction may occur. Thus, when designing products which include this device, ensure that the recommended operating conditions for the device are always adhered to.

**DC Characteristics** 

 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 

Parameter	Symbol	Pins	Conditions	Min	Тур.	Max	Unit	
Hysteresis Voltage	V <sub>HS</sub>	Hysteresis Input		_	0.7	-	>	
_	I <sub>IN1</sub>	RESET, HOLD			-	± 2		
Input Current	I <sub>IN2</sub>	Open drain output ports	$\sqrt{V_{DD}} = 5.5 \text{ V}, V_{IN} = 5.5 \text{ V} / 0 \text{ V}$	-			μ <b>Α</b>	
Input Resistance	R <sub>IN</sub>	RESET		100	220	450	kΩ	
Input Low Current	I <sub>IL</sub>	Push-pull output ports	V <sub>DD</sub> = 5.5 V, V <sub>IN</sub> = 0.4 V	_	_	- 2	mA	
Output Leakage Current	I <sub>LO</sub>	Open drain output ports	V <sub>DD</sub> = 5.5 V, V <sub>OUT</sub> = 5.5 V	_	_	2	μΑ	
Output High Voltage		Push-pull output ports	$V_{DD} = 4.5 \text{ V}, \ I_{OH} = -200 \ \mu\text{A}$	2.4	_	-	V	
	V <sub>OH</sub>		$V_{DD} = 2.2 \text{ V}, \ I_{OH} = -5 \mu\text{A}$	2.0	_	_		
Output Low			V <sub>DD</sub> = 4.5 V, I <sub>OL</sub> = 1.6 mA	_	_	0.4		
Voltage	V <sub>OL</sub>	Port R7, R8, R9	V <sub>DD</sub> = 2.2 V, I <sub>OL</sub> = 20 mA	_	_	0.1	V	
	I <sub>OL1</sub>	Port R5, R6		_	20	_	mA	
Output Low Current	I <sub>OL2</sub>	Port R4	$V_{DD} = 4.5 \text{ V}, V_{OL} = 1.0 \text{ V}$	_	7	_		
Supply Company			V <sub>DD</sub> = 5.5 V, fc = 4 MHz	_	2	4		
Supply Current (in the Normal operating mode)	I <sub>DD</sub>		V <sub>DD</sub> = 3.0 V, fc = 4 MHz	_	1	2	mA	
			V <sub>DD</sub> = 3.0 V, fc = 400 kHz	_	0.5	1		
Supply Current (in the HOLD operating mode)	I <sub>DDH</sub>		V <sub>DD</sub> = 5.5 V	-	0.5	10	μΑ	

Note 1: Typ. values show those at  $T_{opr} = 25$ °C,  $V_{DD} = 5$  V.

Note 2: Input Current  $I_{IN1}$ : The current through resistor is not included.

Note 3: Supply Current:  $V_{IN} = 5.3 \text{ V} / 0.2 \text{ V} (V_{DD} = 5.5 \text{ V}), 2.8 \text{ V} / 0.2 \text{ V} (V_{DD} = 3.0 \text{ V})$ 

**AC Characteristics** 


 $(V_{SS} = 0 \text{ V}, \text{ Topr} = -30 \text{ to } 70^{\circ}\text{C})$ 


Parameter	Symbol	Co	onditions	Min	Тур.	Max	Unit
Instruction Cycle Time			V <sub>DD</sub> = 4.5 to 5.5 V	1.3		20	
	tcy		V <sub>DD</sub> = 2.7 to 5.5 V	1.9	_		μS
			V <sub>DD</sub> = 2.2 to 5.5 V	3.2			
High level Clock pulse Width  Low level Clock pulse Width	t <sub>WCH</sub>	For external - clock operation	$V_{DD} \ge 2.7 V$	80		-	
			V <sub>DD</sub> <2.7 V	160			
			$V_{DD} \ge 2.7 V$	80	_		ns
	t <sub>WCL</sub>		V <sub>DD</sub> <2.7 V	160			
Shift data Hold Time	t <sub>SDH</sub>			$0.5  t_{cy} - 0.3$	_	_	μS

Note: Shift data Hold Time:

External circuit for pins SCK and SO

Serial port (completed of transmission)





**Recommended Oscillating Conditions** 

 $(V_{SS} = 0 \text{ V}, V_{DD} = 4.5 \text{ to } 5.5 \text{ V}, Topr = -30 \text{ to } 70^{\circ}\text{C})$ 

(1) 6 MHz

**Ceramic Resonator** 

CSA6.00MGU (MURATA)  $C_{XIN} = C_{XOUT} = 30 pF$ KBR-6.00MS (KYOCERA)  $C_{XIN} = C_{XOUT} = 30 pF$ 

(2) 4 MHz

**Ceramic Resonator** 

CSA4.00MG (MURATA)  $C_{XIN} = C_{XOUT} = 30 pF$ KBR-4.00MS (KYOCERA)  $C_{XIN} = C_{XOUT} = 30 pF$ 

**Crystal Oscillator** 

204B-6F 4.0000 (TOYOCOM)  $C_{XIN} = C_{XOUT} = 20 pF$ 


(3) 400 kHz

**Ceramic Resonator** 


 $C_{XIN} = C_{XOUT} = 220 \text{ pF}, R_{XOUT} = 6.8 \text{ k}\Omega$ CSB400B (MURATA) KBR-400B (KYOCERA)  $C_{XIN} = C_{XOUT} = 100 \text{ pF}, R_{XOUT} = 10 \text{ k}\Omega$ 


(4) RC Oscillation (VSS = 0 V, VDD = 5.0 V,  $T_{opr} = 25^{\circ}\text{C}$ ) 2 MHz (Typ.)  $C_{XIN} = 33 \text{ pF}, R_X = 10 \text{ k}\Omega$ 


400 kHz (Typ.)  $C_{XIN}$  = 100 pF,  $R_X$  = 28  $k\Omega$ 





# **Typical Characteristics**





























6-03-49 2000-10-19