



## LINE INTERFACE

Designed to interface an equipment with the telephone line, this 8 pin IC provides:

- LINE ADAPTATION
- RING DETECTION

It is particularly convenient for modem applications and fulfills a wide range of international specifications.

Line adaptation: (DC characteristics)

- ZENER CHARACTERISTIC WITH ADJUSTA-BLE SLOPE
- ADJUSTABLE DYNAMIC IMPEDANCE
- ADJUSTABLE MAXIMUM AMPLITUDE OF THE SIGNAL
- USE ONLY A LOW COST DRY TRANSFOR-MER
- NEED NO DIALLING RELAY


## Ring detection:

- ADJUSTABLE DETECTION LEVEL
- ADJUSTABLE AC IMPEDANCE
- VERY LOW LINE DISTORTION


### ■ LOGIC SIGNAL OUTPUT

#### Other .


- LOW WORKING VOLTAGE
- WIDE OPERATING CURRENT RANGE



### **BLOCK DIAGRAM**



## PIN CONNECTION (top view)



#### PIN DESCRIPTION

#### **VOLTAGE STABILIZER**

Name	N°.	Description	
V <sub>1</sub>	1	Voltage Over the IC	
V <sub>C</sub>	2	C <sub>VST</sub> decouples the voltage stabilizer and R <sub>VST</sub> fixes the impedance.	
Rc	3	fixes the voltage through R <sub>VST</sub> .	
R <sub>M</sub>	4	R <sub>M</sub> fixes the slope of the DC characteristic.	
GND	8	Ground	

#### RING DETECTOR

Name	N°.	Description
VR	V <sub>R</sub> 5 Ring detection output connected to an optocoupling device.	
Rs	6	Rs fixes the ring detection level.
R <sub>D</sub> 7 Ring Detection Input. R <sub>D</sub> fixes the impedance of the ring detector.		

#### **OUTLINES**

Specially designed for the modern applications, this 8 pins IC provides line adaptation, ring detection and easy pulse dialling. It is a Direct Connect Circuit (DCC) which has been designed to fulfill a wide range of AC and DC specifications for various countries.

#### RING DETECTION

This circuit detects the incoming ringing signal and generates a logic signal to the microcomputer via an optocoupling device. The detection level can be fixed by an external resistor. The dynamic impedance of the ring detector is also fixed by an external resistor. The line distortion of the ringing signal is very low compared to the distortion introduced by a zener detector.

#### LINE ADAPTATION

The DC characteristic can fulfill a wide range of DC specifications:

- zener characteristic with adjustable slope fixed by an external resistor
- line current limitation using an external CTP.

The dynamic impedance is fixed by an external resistor  $R_{VST}$  so as to match with different line impedances.

The maximum amplitude of the signal is fixed by two external resistors  $R_{VST}$  and  $R_{C}$ .

This circuit has been designed to be connected to a low cost dry transformer.

The application has been studied to avoid the use of dialling relay.

With its possibility of ring detection, off-hook are dialling this circuit is adapted to the application in smart modems. It also satisfies the FCC Rules Part 68.

## **ABSOLUTE MAXIMUM RATINGS**

Symbol	Parameter	Value	Unit
V <sub>1</sub> V <sub>7</sub>	Supply Voltage	16 16	V
P <sub>tot</sub>	Power Dissipation	600	mW
Toper	Operating Temperature	- 25 to 65	°C
T <sub>stg</sub>	Storage Temperature	- 55 to 150	°C

## STATIC ELECTRICAL CHARACTERISTICS (T<sub>amb</sub> = 25 °C)

Symbol	Parameter	Min.	Typ.	Max.	Unit
1 <sub>L</sub>	Line Current (pin 1)	10		120	mA
V <sub>1</sub> V <sub>1</sub>	Voltage over the IC (pin 1) (see fig. 1) $I_{L} = 10 \text{ mA}$ $I_{L} = 100 \text{ mA}$	3.0 4.3	3.2 4.5	3.4 4.7	V
V <sub>C</sub> V <sub>C</sub>	Voltage Stabilizer (pin 2) (see fig.1)  I <sub>L</sub> = 10 mA  I <sub>L</sub> = 100 mA	1.9 3.2	2.1 3.4	2.3 3.6	V

# DYNAMIC ELECTRICAL CHARACTERISTICS (T<sub>amb</sub> = 25 °C)

Symbol	Parameter	Min.	Тур.	Max.	Unit
R.L.	Impedance of the Transmission Part. (see fig. 2) Return loss compared to 600 $\Omega$ : 300 Hz < f < 5 kHz ; I <sub>L</sub> = 20 mA	15			dB
VR	Ring Detection Level (see fig. 3) for a Low Level on Pin 5 (< 0.3 V) : no Detection for a High Level on Pin 5 (> 0.8 V) : Ring Detection	19	20 20	24	V <sub>pp</sub>
Z <sub>R</sub>	Impedance of the Ring Detection Part : Typically R <sub>S</sub> + R <sub>D</sub> /13 (see fig. 3)	9.5	10.5	11.5	kΩ
	Distortion in Ring Mode: f <sub>Ring</sub> = 50 Hz (see note 4)				

Figure 1: Static Electrical Characteristic Test Diagram.




Figure 2: Impedance Measurement.




Figure 3: Ring Detection Level and Impedance.






Figure 4 : Ring Detection Distortion.



#### APPLICATIONS INFORMATION

Figure 5: Ring Detection.



The ringing signal coming from the line is rectified by the diode bridge; the circuit compares the peak amplitude of the signal to a predeterminated detection level fixed by Rs. On the output transistor of the optocoupling device a logic signal is generated which frequency is twice the frequency of the ringing signal.

"0" = the amplitude of the ringing signal is greater than the detection level.

"1" = the amplitude of the ringing signal is lower than the detection level.

The ring detection circuit is fully linear; so the distortion on the line is very low compared to the distorsion introduced by a zener detector as usually used.

Three external components affect the characteristic of the ring detection circuit. The capacitor  $C_{\text{R}}$  provides the DC solation from the line.

The AC impedance of the circuit at the ringing frequency is given by the formula:

$$Z_{AC} = Z_{CR}(f) + R_D + R_S/13$$

 $Z_{CR}$  is the impedance of the capacitor  $C_R$  at the ringing frequency.

The ring detection level is fixed by the external resistor Rs with the following formula:

$$R_S = \frac{11 \text{ volts}}{V_{R}-V_{D}-3 \text{ volts}} R_D$$

V<sub>R</sub> is the peak amplitude of the ringing signal at the detection level.

 $V_{\text{D}}$  is the voltage over the diode bridge and the capacitor  $C_{\text{R}}$  at the ringing frequency.

The DC characteristic is a zener characteristic which slope is fixed by  $R_M$  (see fig.8). The voltage over the circuit (pin 1) is fixed via a current source driven through  $R_{VST}$ . The value of this current source is fixed by the external resistor  $R_C$  with the formula :

$$V(R_{VSI}) = V(pin1) - V(pin2) = \frac{R_{VSI}}{R_C} \times 2.46 \text{ volts}$$

Note that the voltage through R<sub>VST</sub> also limits the amplitude of the emitted signal.

The external resistor R<sub>VST</sub> also defines the AC impedance of the circuit:

 $Z_{AC} = R_{VST} / / impedance$  seen from the transformer (see hybrid system)

\* When a current limitation is required for the DC characteristic (as for the French specification), an external TPE is connected between the telephone line and the circuit (see application diagram).

#### PULSE DIALLING

Pulse dialling is easily done using a high voltage optocoupling device and a high voltage PNP transistor as shown on the typical application diagram.

#### HYBRID SYSTEM

This system uses an operational amplifier to prevent from injecting the emitted signal in the receiving path of the modem IC. A typical diagram is given at fig. 9.

 $R_L$  represents the impedance of the telephone line  $Z_L$  in parallel with  $R_{VST}$ . Typically we take  $Z_L$  = 600 ohms.

Figure 6: AC/DC Line Adaptation.




Figure 7: This part of the TEA7868 is used for line adaptation.





Figure 8: An Equivalent Diagram of the Circuit is given at fig. 7.



The hybrid gain of the system is given by:

$$G_D = \frac{V_S}{V_E} = 1 - \frac{R_2 + R_3}{R_2} \frac{R_1}{R_1 + R_L}$$

For a maximum efficiency you must have  $G_D = 0$  and this gives :

$$\frac{R_3}{R_2} = \frac{R_L}{R_1}$$

The impedance seen from the line must be 600 ohms, this impedance is given by:

$$Z_{out} = R_1 / / R_{VST}$$

So, if  $R_{VST}$  is fixed,  $R_1$  is also fixed by  $Z_{out} = 600$  ohms.

The gain between the online signal and the modem input is :

$$G_E = \frac{R_L}{R_1 + R_1}$$

The gain between the line and the modem input is:

$$G_R = 1 + \frac{R_3}{R_2}$$

Those calculations are purely theoretical; really the line impedance has a complex component, so there will be little changes in the value of  $R_1$ ,  $R_2$ ,  $R_3$  to adapt the hybrid system.

Figure 9.




Figure 10: Complete DAA Interface Circuit with TEA7868.




Figure 11: Complete DAA Interface Circuit with Current Limitation.

