




SPEECH CIRCUIT WITH POWER MANAGEMENT

- 2/4 WIRES INTERFACE WITH
 - double antisidetone network
 - Rx gain and AC impedance externally programmable
 - AGC attack/disconnect points programmable
- DTMF INTERFACE
- 3.3 VOLTS SUPPLY FOR MICROPROCESSOR OR DIALER
- CURRENT SUPPLY FOR LOUDSPEAKER




DIP18

ORDER CODE : TEA7062DP


DESCRIPTION

The TEA7062 is designed to meet the different european specifications for telephone set in medium and high range equipments.


BLOCK DIAGRAM



PIN CONNECTIONS (top view)



TEST CIRCUIT



$R4 = 75\Omega$
 $R5 = 5.1K\Omega$
 $R6 = 18K\Omega$
 $R9 = 100K\Omega$
 $R11 = 140K\Omega$

$R12 = 0\Omega$
 $R13 = 2.7K\Omega$
 $R14 = 0\Omega$
 $R15 = 140K\Omega$
 $R16 = 2.7K\Omega$

$R17 = 1.2K\Omega$
 $C1 = 47\mu F$
 $C2 = 4.7\mu F$
 $C3 = 220\mu F$
 $C4 = 1\mu F$

$C5 = 100\mu F$
 $C6 = 27pF$
 $C7 = 27pF$
 $C8 = 1.5nF$
 $C9 = 1.5nF$

ELECTRICAL CHARACTERISTICS(R₉ = 100K Ω ; T_a = 25°C ; identification of the pins related to DIP-18 unless otherwise noted)

Symbol	Parameter	Test Conditions	Value			Unit
			Min.	Typ.	Max.	
VC	Stabilized Voltage (pin 15)	I _L = 25mA	2.3	2.5	2.7	V
I _{int}	Internal Bias Current (pin 15)	I _L = 25mA I _L = 6mA (V ₁₄ = R ₆ ·I _{int} + VC)		210 145		μ A
V _{ref}	Reference Voltage	I _L = 25mA	1.05	1.2	1.35	V
I _{ref}	Current at V _{ref}		- 10		100	μ A
V _{mp}	Stabilized Supply at Pin 17		3.1	3.3	3.5	V
I _{cmp} mA	Charging Current at Pin 17	Pin 15 = GND	0.6 X I _{line}			mA
I _{spm}	Static Current at Pin 17	I _L = 6mA I _L > 25 mA	0.5 1.4	1.6		mA
		I _L > 25mA ; R ₉ = 68K		2.8		mA
I _{imp}	Internal Consumption		90	120	160	μ A
I _{ea}	Supply Current for Parallel Circuits (pin 10)	I _L = 16mA		5.0		mA
		I _L = 30mA		13.0		mA
		I _L = 60mA		40.0		mA
V _{mh} V _{mb}	Mute Microphone (pin 12)	ON OFF	1.6		0.8	V V
V _{mh} V _{mb}	Mute Earphone (pin 12)	ON OFF	2.7		2.1	V V
G _s AGCs	Tx Gain Long Line Line Length Control	I _L = 20mA	50 - 7	51 - 6	52 - 5	dB dB
G _{mf}	DTMF Gain	Pin 12 > 1.6V	34.5	35.5	36.5	dB
THDs	Tx Distortion	I _L > 25mA V _I = 0dBm V _I = 3dBm			3 10	% %
Z _e	Microphone Impedance		9	12	15	K Ω
N _{ep}	Tx Noise (psophometric)	I _L > 25mA 2K Ω at Pins 5-7		- 70		dBmp
R _s	Tx Attenuation in Mute Mode	I _L > 25mA Pin 12 > 1.6V	60			dB
G _r AGCr	Rx Gain Long Line Line Length Control	I _L = 20mA	29 - 7	30 - 6	31 - 5	dB dB
THDr	Rx Distortion	I _L > 25mA V _{ro} = 500mV V _{ro} = 630mV			3 10	% %
N _{rp}	Rx Noise	I _L > 25mA		- 72		dBmp
R _r	Rx Attenuation in Mute Mode	I _L = 25mA Pin 12 > 2.7V	60			dB
G _{as}	Antisidetone	I _L = 20mA	- 22			dB
Z _{ac}	AC Impedance	I _L > 25mA	500	650	800	Ω
G _{rs}	Confidence Level V _{LINE} /V _{REC} in DTMF	Pin 12 > 2.7V	29	32	35	dB

CIRCUIT DESCRIPTION


1. DC Characteristics

1.1 V_c (pin 15). The stabilized voltage V_c is connected to V_{line} (pin 14) through an internal shunt regulator T1, T2, which presents to the line a high AC impedance at frequencies higher than 200Hz. At

this purpose the value of C1 (at pin 15) must be not lower than 47 microFarad (suggested value is 100 μ F).

The shunt regulator, T1 and T2, also controls the extra current source, or power management, at pin 10 (see also paragraph 6).

Figure 1.



1.2 V_{LINE} (pin 14). The line voltage (pin 14) is determined by the value of the external resistor R6 and by the internal current, I_{int} , flowing between V_c (pin 15) and Ground (see also paragr. 1.1) :

$$V_{LINE} = V_c + R_6 \times I_{int}$$


V_c is fixed by design at about 2.5V.

I_{int} is reversely related to R9 ($I_{int} = 16V/R_9 + 60\mu A$ at $I_{LINE} > 25mA$).

V_{LINE} must be externally adjusted (with R6) to guarantee both DC and AC characteristic in accordance to the specific standard of the different administrations.


Another adjustment of the DC characteristic is possible with R9. Increasing the value of R9 causes a decrease of I_{int} and consequently a reduction of the product $I_{int} \times R_9$.

Figure 2.



2. Transmission Chain

Figure 3.



2.1 A.G.C. IN TRANSMISSION. The transmission gain between Microphone Input (pin 7) and Vline (pin 14) is internally decreased of 6dB when the line current varies from ILL to ILS with a constant AC load of 600Ω.

The values of ILL (long line current) and ILS (short line current) are programmable through I-start (pin 9) and I-slope (pin 13) (see also paragr. 4).

2.2 SENDING IMPEDANCE. The impedance of the Output Stage Amplifier, Z_{out} , is determined by the impedance Z_4 (at pin 3).

$$Z_{out} = 10.65 \times Z_4.$$

The total AC impedance shown to the line is the parallel

$$Z_{par} = Z_{out} // Z_{int} // Z_{ext}$$

where :

- $Z_{int} = 10k\Omega / 8.5nF$ (internal)
- $Z_{ext} = R_6 / C_4$ (at pin 14)


2.3 SENDING MUTE. In normal speech operation (V_{mute} at pin 12 < 0.8V), the signal at Microphone Input (pin 7) is amplified to Vline (pin 14) with the gain G_s (long line) or up to 6dB lower (shorter lines) depending on AGC control (see paragr. 4).

In sending mute condition ($V_{12} > 1.6V$) these gains are reduced of at least 60dB. In the same condition, DTMF input (pin 6) is activated, with gain G_{mf} to the line independent from I_{line} .

2.4 ANTISIDETONE BUFFER. The signal coming from the sending preamplifier is internally presented at pin 4 and then buffered to pins 1 and 2 for side-tone cancellation (see paragraph 3.2).

3. Receive Chain

Figure 4.



3.1 A.G.C. IN RECEIVE. As described for the transmission chain, also the receiving gains G_r , from pins 1 and 2 to pin 24, have a reduction of 6dB when line moves from ILL to ILS (see also paragr. 4).

3.2 SIDETONE COMPENSATION. The circuit is provided with a double anti-sidetone network to optimize both at long and short lines.

In case double antisidetone network is not requested by the application needs, pins 1 and 2 can be connected to each other and 5 external passive components can be saved (ZALL and ZRL).

Before entering pins 1 and 2, the received signal is areduced by the two attenuating networks :

- ZALL/ZRL to pin 1 for long lines sidetone compensation,
- ZALS/ZALS to pin 2 for short lines sidetone compensation.

ZRL and ZRC define the total receive gains :

$$a) \frac{V_{18}}{V_{14}} = G_r \times \frac{Z_{RL}}{Z_{RL} + Z_{ALL}} \quad \text{for long lines}$$

$$b) \frac{V_{18}}{V_{14}} = (G_r - 6\text{dB}) \times \frac{Z_{RS}}{Z_{RS} + Z_{ALS}} \quad \text{for short lines}$$

ZALL and ZALS define the sidetone compenstaion of the circuit.

The equivalent balancing impedance is given by the formula :

$$ZAL = K \times ZALS + (1 - K) \times ZALL$$

where :

- K = 0 at lline = ILL or lower (long line)
- K varies from 0 to 1 with lline between ILL and ILS
- K = 1 at lline = ILS or higher (short line).

Calculations to define ZALL and ZALS are :

$$a) \quad ZALL = 70 \times R5 \times \frac{Z_{line}(\text{long}) // Z_{ext} // Z_{int} // Z_{out}}{Z_{out}}$$

$$b) \quad ZALS = 70 \times R5 \times \frac{Z_{line}(\text{short}) // Z_{ext} // Z_{int} // Z_{out}}{Z_{out}}$$

where :

- $Z_{ext} = R6 // C4 // (Z_{electret})$ (at pin 11)
- $Z_{int} = 10\text{Kohms} // 8.5\text{nF}$ (internal impedance)
- $Z_{out} = 10.65 \times Z_4$ (at pin 3 ; see paragr. 2.2)
- $Z_{line}(\text{short})$ and (long) are the impedances of the line at minimum and maximum line length
- $R5 = 5.1\text{Kohm} \pm 1\%$

3.3 AC IMPEDANCE. The total AC impedance of the circuit to the line is :

$$ZAC = Z_{out} // Z_{int} // Z_{ext} // Z_{ALS} // Z_{ALL} \quad (\text{see par. 2.2 and 3.2})$$

$$ZAC = Z_{out} // Z_{int} // Z_{ext} \quad (ZALS, ZALL \gg ZAC)$$


3.4 RECEIVE MUTE (and confidence level). When the receive channel is muted ($V_{pin 12} > 2.7V$) the receive gain is reduced of 60dB minimum.

In this condition an internal connection is activated from line DTMF output (pin 16) to Receive Output

(pin 18) with a gain $G_{mf} = 32\text{dB}$ to provide acoustic feedback of the DTMF transmission.

4. A.G.C. and Sidetone Programming

Figure 5.



4.1 PROGRAMMABLE CONTROLS. AGC and sidetone attack and disconnect points (or currents) are programmable externally through two independent pins, I-start (pin 19) and I-slope (pin 13).

4.2 I-START (pin 9). An external resistor RLL connected between I-start (pin 9) and Microprocessor Supply (pin 17) controls the attack point of AGC and ZAL (antisidetone Z).

ILL is the line current at which the control starts. Formulas for ILL and RLL with $R_9 = 100\text{K}$ are :

$$\text{ILL} = \frac{2880}{\text{RLL}} + 11\text{mA}$$

$$\text{RLL} = \frac{2880}{(\text{ILL} - 11\text{mA})}$$

4.3 I-SLOPE (pin 13)

An external resistor RLS connected between I-slope (pin 13) and Microprocessor Supply (pin 17) controls the disconnect point of AGC and ZAL (antisidetone Z). ILS is the line current at which the control stops. Formulas for ILS and RLS with $R_9 = 100\text{K}$ are :

$$\text{ILS} = \frac{4680}{\text{RLS}} + \text{ILL};$$

$$\text{RLS} = \frac{4680}{(\text{ILS} - \text{ILL})}$$

4.4 A.G.C. OFF (pin 9 and 13). Programming ILL and ILS respectively higher than 70mA and 450mA is forcing the IC in AGC OFF Condition.

Suggested external components are : $\text{RLL} = 51\text{kohm}$ and $\text{RLS} = 10\text{Kohm}$.

Sending, receiving gain and sidetone compensation are so independent of the line length. Pins 1 and 2 can be connected to each other saving 5 passive external components at pin 2.

4.5 SECRET FUNCTION FOR PRIVATE (pin 12). The two separate thresholds for sending and Receiving Mute (pin 12) allow "Secret Function" (only microphone muted).

Pin 12 can be set :

- a) between 0V and 0.8V for speech mode,
- b) between 1.6V and 2.1V for "secret" mode (microphone muted),
- c) between 2.7V and 3.3V for "all muted" mode

5. Microprocessor Interface

5.1 MICROPROCESSOR SUPPLY (pin 17). At "off-hook" the first priority of the circuit is to make some current available at the Microprocessor Supply (pin 17) to charge quickly the external capacitor C2.


This charging current is $I_{cpm} = 0.6 \times I_{LINE}$.

T-charge of about 1 msec is necessary, with $C2 = 4.7\mu F$, to charge pin 17 at the specified value of 3.3V typical :

$$T\text{-charge} = \frac{3.3V \times C2}{0.6 \times I_{LINE}} \quad \text{typically.}$$

$V_{mp} = 3.3V$ in normal operation and current increases linearly from 0.5 mA min, at $I_{LINE} = 6mA$, to 2.5mA, at $I_{LINE} = 25mA$, remaining stable for higher values of I_{LINE} .

Figure 6.



6. Power Management

6.1 POWER MANAGEMENT (pin 10). Most of the DC current available from the line be delivered by the speech circuit at the output I_{source} (pin 10) through an internal current generator.

Typical values of this current, I_{ea} with $R9 = 100K$, are :

$$I_{ea} = (0.3 \times I_{LINE}) \quad \text{for } I_{LINE} < 16.5mA$$

$$I_{ea} = (0.9 \times I_{LINE} - 10mA) \quad \text{for } I_{LINE} > 16.5mA$$

(ex : $I_{LINE} = 16mA$ then $I_{ea} = 5mA$)

$I_{LINE} = 30mA$ then $I_{ea} = 17mA$

$I_{LINE} = 60mA$ then $I_{ea} = 11mA$).

The voltage level at pin 10 must be defined by an external regulator (i.e. : zener) and, if necessary, filtered with a capacitor (47 to 220 microF).

In case V_{LINE} (at pin 14) approaches voltage at pin 10, then the internal current source switches off and its DC current is shunt to ground through an internal complementary generator, thus avoiding any negative effect on the AC and DC impedances of the telephone set application.

Figure 7.

