TEA2028B

COLOR TV SCANNING AND POWER SUPPLY PROCESSOR

DEFLECTION:

- CERAMIC 500kHz RESONATOR FREQUEN-CY REFERENCE
- NO LINE AND FRAME OSCILLATOR ADJUS-TMENT REFERENCE
- DUAL PLL FOR LINE DEFLECTION
- HIGH PERFORMANCE SYNCHRONIZATION
- SUPER SANDCASTLE OUTPUT
- FRAME BLANKING WITH SAFETY CIRCUIT
- VIDEO IDENTIFICATION CIRCUIT
- AUTOMATIC 50/60Hz STANDARD IDENTIFI-CATION
- EXCELLENT INTERLACING CONTROL
- SPECIAL PATENTED FRAME SYNCHRO DE-VICE FOR VCR OPERATION
- FRAME SAW-TOOTH GENERATOR

SMPS CONTROL:


- ERROR AMPLIFIER AND PHASE MODULA-TOR
- SYNCHRONIZATION WITH HORIZONTAL DE-FLECTION
- SECURITY CIRCUIT AND START-UP PRO-CESSOR
- OUTPUT PULSES ARE SENT TO THE PRI-MARY SMPS IC (TEA2260 or TEA2164) THROUGH A LOW COST SYNCHRO PULSE TRANSFORMER

DESCRIPTION


The TEA2028B is a complete (horizontal and vertical) deflection processor with secondary to primary SMPS control for color TV sets.



PIN CONNECTIONS



BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (limiting values)

(T_{amb} = 25 ℃ unless otherwise noted)

Symbol	Parameter	Min.	Max.	Unit
	Supply Voltage (pin 8)		14	V
Vcc	Operating Supply Voltage (pin 8)	Starting threshold	13.2	V
124	Video Identification Current (pin 24)		10	mA
V ₁₂	Positive voltage (pin 12)	- 5		V
112	Line retrace current (pin 12)		+ 10	mA
110	Line Output Current (pin 10)	- 10	40	mA
13	Frame Saw-tooth Generator (pin 3)		20	mA
14	Frame Blanking Input Current (pin 4)		100	mA
17	SMPS Output Current (pin 7)	- 40		mA
128	Safety Input Current (pin 28)		5	mA
V ₂₈	Safety Input Voltage (pin 28)		Vcc	Ì

THERMAL DATA

	· · · · · · · · · · · · · · · · · · ·		
R _{th (j-a)}	Junction-ambient Thermal Resistance	55	°C/W

GENERAL DESCRIPTION

INTRODUCTION

This integrated circuit uses I²L bipolar technology and combines analog signal processing with digital processing.

Timing signals are obtained from a voltage-controlled oscillator (VCO) operating at 500kHz by means of a cheap ceramic resonator. This avoids the frequency adjustment normally required with line and frame oscillators

A chain of dividers and appropriate logic circuitry produce very accurately defined sampling pulses and the necessary timing signals.

The principal functions implemented are:

- Horizontal scanning processor.
- Frame scanning processor.
 - B Class Power stage using an external power amplifier with fly back generator such as the TDA8170.
- Secondary switch mode power regulation.
- The SMPS output synchronize a primary I.C. (TEA2260 or TEA2164) at the mains part.
- This concept allows ACTIVE STANDBY facilities.
- Line and frame synchronization separation.
- Dual phase-locked loop horizontal scanning.
- High performance frame and line synchronization with interlacing control.
- Video identification circuit.
- Super sandcastle.

- Automatic 50-60Hz standard identification.
- VCR input for PLL time constant and frame synchro switching.
- Frame saw-tooth generator.
- Frame blanking output.
- Switching mode regulated power supply comprising error amplifier and phase modulator.
- Security circuit and start-up processor.
- 500KHz VCO.

The circuit is supplied in a 28 pin DIP case.

 $V_{CC} = 12V.$

SYNCHRONIZATION SEPARATOR

Line synchronization separator is clamped to black level of input video signal with synchronization pulse bottom level measurement.

The synchronization pulses are divided centrally between the black level and the synchronization pulse bottom level, to improve performance on video signals in noise conditions.

FRAME SYNCHRONIZATION

Time constant of Frame Separator can be adjusted by adding a capacitor pin 20.

The frame timing identification logic permits automatic adaptatio to 50 - 60Hz standards or non-interlaced video.

An automatic synchronization window width system provides:

- fast frame capture (6.7ms wide window),
- good noise immunity (0.4ms narrow window).

The internal generator starts the discharge of the saw-tooth generator capacitor so that it is not disturbed by line fly-back effects.

Thanks to the logic control, the beginning of the charge phase does not depend on any disturbing effect of the line fly-back.

A 32µs timing is automatically applied on standardized transmissions, for perfect interlacing.

In VCR mode, the discharge time is controlled by an internal monostable independent of the line frequency and gives a direct frame synchronization.

HORIZONTAL SCANNING

The horizontal scanning frequency is obtained from the 500KHz VCO.

The circuit uses two phase-locked loops (PLL):

the first one controls the frequency, the second one controls the relative phase of the synchronization and line fly-back signals.

The frequency PLL has two switched time constants to provide:

- capture with a short time constant,
- good noise immunity after capture with a long time constant.

The output pulse has a constant duration of $29\mu s$ (with C(pin 1) = 3.3nF), independent of V_{CC} and delay in switching off the scanning transistor.

VIDEO IDENTIFICATION

The horizontal synchronization signal is sampled by a $2\mu s$ pulse within the synchronization pulse. The signal is integrated by an external capacitor.

The identification function provides three different levels:

- 0V : no video identification
- 6V: 60Hz video identification
- 12V: 50Hz video identification

This information may be used for timing research in the case of frequency or voltage synthetizer type receivers and for audio muting.

SUPER SANDCASTLE with 3 levels: burst, line flyback, frame blanking.

In the event of vertical scanning failure, the frame blanking level goes high to protect the tube.

Frame blanking time (start with reset of frame divider) is 21 lines.

VCR INPUT

This provides for continuous use of the short time constant of the first phase-locked loop (frequency). In VCR mode, the frame synchronization window widens out to a search window and there is no delay of frame fly-back (direct synchronization).

FRAME SAW-TOOTH GENERATOR.

The current to charge the capacitor is automatically switched to 60Hz operation to maintain constant amplitude.

SWITCH MODE POWER SUPPLY (SMPS) SECONDARY TO PRIMARY REGULATION

This power supply uses a differential error amplifier with an internal reference voltage of 1.26V and a phase modulator operating at the line frequency. The power transistor is turned off by the falling edge of the horizontal saw-tooth.

The "soft start" device imposes a very small conduction angle on starting up, this angle progressively increases to its nominal regulation value.

The maximum conduction angle may be monitored by forcing a voltage on pin 15. This pin may also be used for current limitation.

The output pulse is sent to the primary I.C. (TEA2260 or TEA2164) via a low cost synchro transformer.

SECURITY CIRCUIT AND START UP PROCESSOR

When the security input (pin 28) is at a voltage below 1.26V the two outputs are simultaneously cut off until this voltage reaches the 1.26V threshold again. In this case the switch mode power supply is restarted by the "soft start" system.

If this cycle is repeated three times, the two outputs are cut off definitively. To reset the safety logic circuits, VCC must be lower than 3.5V.

This circuit eliminates the risk to switch off the TV receiver in the event of a flash affecting the tube.

On starting up the horizontal scanning function comes into operation at $V_{CC} = 6V$. The power supply then comes into operation progressively.

On shutting down, the two functions are interrupted simultaneously after the first line fly back.

FRAME BLANKING SAFETY (pin 2)

The frame blanking safety checks the normal of frame scanning.

In case of any problem pin 4 and pin 11 is at a high level (frame blanking) in order to protect the tube.



ELECTRICAL OPERATING CHARACTERISTICS

 $T_{amb} = 25^{\circ}C$, $V_{CC} = 12V$ (unless otherwise noted) Pulse duration at 50% of the ampl.

Symbol	Parameter	Min.	Тур.	Max.	Unit
Icc	Supply Current (pin 8) (frame, line and SMPS output without load)		50	80	mA
- I ₂₇ I ₂₇ - I ₂₆ I ₂₆	Sync Separator (pins 26-27) Positive Video Input AC Coupled (output impedance of signal source < 200Ω) Negative Clamping Current (during sync pulse) Clamping Current Pin for slicing level 0.2V < V _{27pp} < 2V (50% of sync amplitude) Negative Current Positive Current	0.2 - 25 3	1.8 - 40 6	3 -55 9 - 1000 36	V _{pp} µА µА µА
1 _{20H}	Frame Synchro adjustment (pin 20) $(V_{20} = 2.5V)$ Output Current $(V_{27} = 12V)$ Output Current $(V_{27} = 0V)$		7.2 - 2.8		µА µА
	VCO (pins 17-18 and 19) Frequency control range after line divider (ceramic resonator : 503kHz)		15.30 to 16.10		kHz
	Phase Comparator φ 1 (pin 22) Output Current Low Loop Gain High Loop Gain Window Pulse Width	± 0.35 ± 1 7	± 0.50 ± 1.5	± 0.65 ± 2 13	mA mA μs
123	VCR Switching (pin 23) Threshold Voltage VCR Operating Input Current (V ₂₃ = 0, V _{CC} = 12V)	1.7 - 0.030	2.2 - 0.25	2.7 - 1	V mA
V ₂₄	Video Identification (pin 24) Output Saturation Voltage (without video signal, I ₂₄ = 3mA) Output Voltage (with 60Hz video signal, I ₂₄ = 2.5mA) Output Voltage (with 50Hz video signal, I ₂₄ = 10μA)	5 11.0	0.2 6.5 11.5	0.6 7.5	V V
I ₂₅ t ₂₅ V ₂₅ L _{HYS}	<u>Video Identification</u> (pin 25) Output Current (charging the capacitor) Identification Time (charging the capacitor) Threshold (voltage changing from lower to higher value) Hysteresis	0.5 1.3 4	0.75 1.7 4.5 350	1 2.2 5	mA μs V mV
I _{ch13} V _{I13} I _{dis13}	H-ramp Generator (pin 13) Charge Current Base Voltage of Saw-tooth Discharge Current	185 3.5	200 7.0	215 0.5	μA V mA
V _{B11} V _{L11} V _{B711}	Super Sandcastle (pin 11) Output Voltages Burst key pulse level (I ₁₁ = -5mA) Line Blanking Pulse Level (I ₁₁ = -5mA) Frame Blanking Pulse Level (and frame out of function) (I ₁₁ = -5mA)	9 4 2	4.5 2.5	5 3	V V
T _{B11}	Super Sandcastle Delay between middle of synch pulse (pin 27) and leading edge of burst key pulse Duration of burst key pulse Delay Between SSC Cutting Level at Pin 12 and Line Blanking Pulse	2.3 3.7	4	3.0 5 0.35	μs μs μs
	Frame Blanking Time (start with reset of frame divider)		21		Line


ELECTRICAL OPERATING CHARACTERISTICS (continued)

Symbol	Parameter	Min.	Тур.	Max.	Unit
V _{bl12}	Positive Line Fly Back Input (pin 12) Delay between middle of synch pulse and middle of line retrace Threshold for SMPS Safety Threshold for Blanking	2.1 1.1	2.6	3.1	μs V V
V ₀₁₂ V ₀₁₂ I ₁₂	Threshold for PLL2 Input Current – 0.4 V < V ₁₂ < V _{bl12}		3 - 20		V μA
112	Input Current V _{bl12} < V ₁₂ <v<sub>\phi12</v<sub>	0	- 10	1	μА
112	Input Current V ₀ 12 < V ₁₂ < V _{CC}			'	μΛ
I ₁₆	Phase Comparator φ 2 (pin 16) Charging Current Delay Between the Edges of φ 1 and φ 2 (f _{VCO} = 500kHz)	0.4	0.6 2.3	0.8	mA μs
	Line Output (open collector, F _{vco} = 500KHz) (pin 10) Output Voltage (I _{10max} = 20mA)		1	1.5	V
t ₁₀	Output Pulse Duration (when fly-back pulse is with in time t_{10}) (with C (pin 1) = 3.3nF)	27.5	29	30.5	μS
Δt	φ 2 Phase Range	15	16	19	μs
	Frame Logic Free Running Period (with mute signal) Search Window	247	315	361	Line
	50 Hz Window	309		315	Line
	60 Hz Window VCR Mode Window	247 247		276 361	Line
l ₅ (60)	Frame Saw-tooth generator (pins 3-5) Internal Current Generator (60Hz on)	12	14	16	μА
Vs	Discharging Current Starting Level (0 < I _s < 10mA)	18	55 1.26	1.4	mA V
	Frame Blanking Safety Input (pin 2) Threshold Voltage (negative going pulse)	1.15	1.26	1.37	V
	Frame Blanking Outout (open collector) - (pin 4) Output Saturation Voltage (I ₄ = 5mA) Output Current (low level)			0.4	V mA
	Blanking Time		21		Line
lg	SMPS Control Input (pin 9) Input Current (V ₉ = V _{ref 14})			2	μА
	SMPS Output (pin 7) No relation between end of SMPS pulse (pin 7) and leading edge of line fly back (pin 12)				
V ₇	Output Voltage (0 < 17 < 20mA) toN max (fvco = 500kHz) Output Phase Range	10 26 0	30	31 ton max	V μs
V ₂₈	Safety Input (pin 28) Threshold Voltage (V ₂₈ = V _{ref 14}) Input Current (if V ₂₈ < V _{ref 14} then SMPS and line are switched off during the next line retrace)	1.20	1.26	1.5	V μA
I _{ch15}	Switch-on, Switch-off Processing (pin 15) Charging Current ($t_c = 4\mu s$, T = $64\mu s$) Ratio charging/discharging	70 0.8	1	130	μА
l _{dis15}					

ELECTRICAL OPERATING CHARACTERISTICS (continued)


Symbol	Parameter	Min.	Тур.	Max.	Unit
Vac Vac Vac V _{Hyst}	Starting Supply Voltage (pin 8) SMPS* and Line Starting (pin 7 and pin 10) SMPS Stopping During Line Retrace Frame and Line Stopping Hysteresis between Switching-on and Switching-off Level * Progressive Starting by Decreasing V15	5.25 5.25 5.25	450	6.5 6.5 6.5	> > m>
V _{ref 14}	Current Reference (pin 14) Voltage Reference (R ₁₄ = 3.32 K Ω \pm 1%)	1.2	1.26	1.35	V

APPLICATION WITH TDA8172 FOR B CLASS FRAME POWER AND TEA2164 FOR SECONDARY SMPS REGULATION



APPLICATION CIRCUIT

(with B class frame power)



PACKAGE MECHANICAL DATA

28 PINS - PLASTIC DIP

