

COLOR TV SCANNING AND POWER SUPPLY PROCESSOR

DEFLECTION:

- CERAMIC 500 KHz RESONATOR FRE-QUENCY REFERENCE
- NO LINE AND FRAME OSCILLATOR ADJUST-MENT
- DUAL PLL FOR LINE DEFLECTION
- HIGH PERFORMANCE SYNCHRONIZATION
- SUPER SANDCASTLE OUTPUT
- VIDEO IDENTIFICATION CIRCUIT
- AUTOMATIC 50/60 Hz STANDARD IDENTIFI-CATION
- EXCELLENT INTERLACING CONTROL
- SPECIAL PATENTED FRAME SYNCHRO DE-VICE FOR VCR OPERATION
- FRAME SAW-TOOTH GENERATOR
- FRAME PHASE MODULATOR FOR THYRIS-TOR

SMPS CONTROL:

- ERROR AMPLIFIER AND PHASE MODULA-TOR
- SYNCHRONIZATION WITH HORIZONTAL DE-FLECTION
- LINE FREQUENCY OPERATION
- SECURITY CIRCUIT AND START-UP PRO-CESSOR
- SWITCHING POWER TRANSISTOR IS TURNED OFF BY LINE FLY BACK SIGNAL






DESCRIPTION

The TEA2026C is a complete (horizontal and vertical) deflection processor with secondary step up SMPS control for color TV sets.

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

(limiting values) - T_{amb} = 25 °C (unless otherwise noted)

Symbol	Parameter	Min.	Тур.	Unit
	Supply Voltage (pin 8)		14	V
Vcc	Operating Supply Voltage (pin 8)	Starting Threshold	13.2	V
120	AGC Current (pin 20)		5	mA
124	Video Identification Current (pin 24)		10	mA
V ₁₂	Negative line retrace voltage (pin 12)	- 20		V
I ₁₂	Line retrace current (pin 12)		+ 10	mA
I ₁₀	Line Output Current (pin 10)	- 10	40	mA
13	Frame Saw-tooth Generator (pin 3)		20	mA
14	Frame Output Current (pin 4)		100	mA
17	SMPS Output Currrent (pin 7)	- 40	40	mA
128	Safety Input Current (pin 28)		5	mA
V ₂₈	Safety Input Voltage (pin 28)		Vcc	
V ₁ /V ₂	Common Mode Range (pins 1-2)		10	V

THERMAL DATA

R _{th(j-a)}	Junction Ambient Thermal Resistance	55	°C/W

GENERAL DESCRIPTION

INTRODUCTION

This integrated circuit uses I²L bipolar technology and combines analog signal processing with digital processing.

Timing signals are obtained from a voltage-controlled oscillator (VCO) operating at 500 kHz by means of a cheap ceramic resonator. This avoids the frequency adjustment normally required with line and frame oscillators.

A chain of dividers and appropriate logic circuitry produce very accurately defined sampling pulses and the necessary timing signals.

The principal functions implemented are:

- Horizontal scanning processor.
- Frame scanning processor: Two applications are possible:
 - D Class Power stage using an external thyristor.
 - B Class Power stage using an external power amplifier with fly-back generator such as the TDA2172
- Line and frame synchronization separation.
- Dual phase-locked loop horizontal scanning.
- High performance frame and line synchronization with interlacing control.
- Video identification circuit.
- Super sandcastle.
- Automatic 50-60 Hz standard identification.

- VCR input for PLL time constant and frame synchro switching.
- AGC key pulse output.
- Frame saw-tooth generator and phase modulator.
- Switching mode regulated power supply comprising error amplifier and phase modulator.
- Security circuit and start-up processor.
- 500 KHz VCO

The circuit is supplied in a 28 pin DIP case.

 $V_{CC} = 12 V.$

SYNCHRONIZATION SEPARATOR

Line synchronization separator is clamped to black level of input video signal with synchronization pulse bottom level measurement.

The synchronization pulses are divided centrally between the black level and the synchronization pulse bottom level, to improve performance on video signals in noise conditions.

FRAME SYNCHRONIZATION

Frame synchronization is fully integrated (no external capacitor required).

The frame timing identification logic permits automatic adaptation to 50 - 60 Hz standards or non-interlaced video.

An automatic synchronization window width system provides:

- fast frame capture (6.7 ms wide window),
- good noise immunity (0.4 ms narrow window).

The internal generator starts the discharge of the saw-tooth generator so that it is not disturbed by line fly-back effects.

Thanks to the logic control, the beginning of the charge phase does not depend on any disturbing effect of the line fly-back.

A 32 μs timing is automatically applied on standardized transmissions, for perfect interlacing.

In VCR mode, the discharge time is controlled by an internal monostable independant of the line frequency and gives a direct frame synchronization.

HORIZONTAL SCANNING

The horizontal scanning frequency is obtained from the 500 KHz VCO.

The circuit uses **two phase-locked** loops (PLL): the first one controls the frequency, the second one controls the relative phase of the synchronization and line fly-back signals.

The frequency PLL has two switched time constants to provide:

- capture with a short time constant,
- good noise immunity after capture with a long time constant.

The output pulse has a constant duration of $26 \,\mu s$, independent of V_{CC} and any delay in switching off the scanning transistor.

VIDEO IDENTIFICATION

The horizontal synchronization signal is sampled by a $2 \mu s$ pulse within the synchronization pulse. The signal is integrated by an external capacitor.

The identification function provides three different levels:

- 0 V : no video identification
- 6 V: 60 Hz video identification
- 12 V: 50 Hz video identification

This information may be used for timing research in the case of frequency or voltage synthetizer type receivers, and for audio muting.

SUPER SANDCASTLE with 3 levels: burst, line fly back, frame blanking.

In the event of vertical scanning failure, the frame blanking level goes high to protect the tube.

VCR INPUT

This provides for continuous use of the short time constant of the first phase-locked loop (frequency).

In VCR mode, the frame synchronization window widens out to a search window and there is no delay of frame fly-back (direct synchronization).

FRAME SCANNING

Frame saw-tooth generator:

The current to charge the capacitor is automatically switched to 60 Hz operation to maintain constant amplitude.

Frame phase modulator (with two differentiel inputs):

The output signal is a pulse at the line frequency, pulse width modulated by the voltage at the differential pre-amplifier input.

This signal is used to control a thyristor which provides the scanning current to the yoke. The saw-tooth output is a low impedance and can therefore be used in class B operation with a power amplifier circuit.

SWITCH MODE POWER SUPPLY (SMPS) SEC-ONDARY REGULATION

This power supply uses a differential error amplifier with an internal reference voltage of 1.26 V and a phase modulator operating at the line frequency. The power transistor is turned off by the line fly-back.

The "soft start" device imposes a very small conduction angle on starting up, this angle progressively increases to its nominal regulation value.

The maximum conduction angle may be monitored by forcing a voltage on pin 15. This pin may also be used for current limitation.

SECURITY CIRCUIT AND START UP PROCESSOR

When the security input (pin 28) is at a voltage exceeding 1.26 V the three outputs are simultaneously cut off until this voltage drops below the 1.26 V threshold again. In this case the switch mode power supply is restarted by the "soft start" system.

If this cycle is repeated three times, the three outputs are cut off definitively. To reset the safety logic circuits V_{CC} must be lower than 3.5 V.

This circuit eliminates the risk to switch off the TV receiver in the event of a flash affecting the tube.

On starting up, the horizontal and vertical scanning functions come into operation at $V_{CC}=6~V$. The power supply then comes into operation progressively, only when ϕ 2 is normally locked.

On shutting down, (with V_{CC} < 5.25 V) the three functions are inhibited simultaneously after the first line fly-back.



ELECTRICAL OPERATING CHARACTERISTICS

 T_{amb} = 25 °C - V_{CC} = 12 V (unless otherwise noted)-Pulse Duration at 50 % of the Ampl.

Symbol	Parameter	Min.	Тур.	Max.	Unit
Icc	Supply Current (pin 8; frame, line and SMPS output without load)		50	80	mA
- I ₂₇	Synch, Separator (pins 26-27) Positive video input AC coupled (ouput impedance of signal source $< 200 \Omega$) Negative Clamping Current (during synch. pulse) Clamping Current	0.2 - 25 3	1.8 - 40 6	3 - 55 9	Vpp μA μA
	Pin for Slicing Level 0.2 V < V _{27pp} < 2 V, (50 % of sync. amplitude)				μΛ
- 126	Positive Current	0	- 750	- 1000	μΑ
26	Negative Current	17	25	36	μА
1 ₂₀ V ₂₀ t _k	Pulse for keved AGC (pin 20) Negative (function: without video signal: low level, with video signal: key pulses) Output Current Output Saturation Voltage (I ₂₀ = 5 mA) Pulse Width (synchro pulse is always inside the key pulse)	6.5	0.25	5 0.4 8.5	mA V μs
	VCO (pins 17-18 and 19) Frequency Control Range after Line Divider (ceramic resonator : 503 kHz)		15.30 to 16.10		kHz
	Phase Comparator φ 1 (pin 22)		16.10		
	Output Current Low Loop Gain	± 0.35	± 0.5	+ 0.65	mA
	High Loop Gain	± 1	± 1.5	± 2	mA
	Window Pulse Width	7	10	13	μs
	VCR Switching (pin 23) Threshold Voltage VCR Operating	1.7	2.2	2.7	V
123	Input Current (V ₂₃ = 0.V _{CC} = 12 V)	- 0.03	- 0.25	- 1	mA
V ₂₄	Video Identification (pin 24) Output Saturation Voltage (without video signal, I ₂₄ = 3 mA) Output Voltage (with 60 Hz video signal, I ₂₄ = 2.5 mA)	5	0.2	0.6 7.5	V
	Ouput Voltage (with 50 Hz video signal, $1_{24} = 2.5$ mA)	11	11.5	7.5	V
	Video Identification (pin 25)		11.0		
125	Output Current (charging the capacitor)	0.5	0.75	1	mA
125	Identification Time (charging the capacitor)	1.3	1.7	2.2	μs
V ₂₅	Threshold (voltage changing from lower to higher value)	4	4.5	5	V
L _{HYS}	Hysteresis	150	240	400	mV
I _{ch13}	H-ramp Generator (pin 13) Charge Current	185	200	215	μА
V _{11.3}	Base Voltage of Saw-tooth	100	200	0.5	V
l _{dis13}	Discharge Current	3.5	7		mA
	Super Sandcastle (pin 11) Output Voltages				
V _{B11}	Burst Key Pulse Level (I ₁₁ = - 5 mA)	9	4.5	_	V
V _{L11}	Line Blanking Pulse Level (I ₁₁ = -5 mA)	4	4.5	5	V
V _{BT11}	Frame Blanking Pulse Level (and frame out of function)-(I ₁₁ = -5 mA)	2	2.5	3	V
T_{B+1}	Delay between Midle of Synch. Pulse (pin 27) and Leading Edge of Burst Key Pulse	2.3		3	μS
	Duration of Burst Key Pulse	3.7	4	5	μS
T _{O11}	Delay between SSC Cutting Level at Pin 12 and Line Blanking Pulse	J.,	*	0.35	μs
	Frame Blanking Time (start with reset of frame divider)		24		Line


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Min.	Тур.	Max.	Unit
	Negative Line Fly Back Input (pin 12)				
	Threshold for SMPS Safety	1.1			V
V _{bI12}	Threshold for Blanking	11	11.5	12	V
$V_{\omega_{12}}$	Threshold for PLL2	- 1			V
112	Input Current 11V < V ₁₂			- 200	μА
112	Input Current 1.3 V < V ₁₂ < 11 V	- 3		+ 3	μА
112	Input Current 0 V < V ₁₂ < 1.3 V	0		- 80	μА
112	Input Current – 1 V < V ₁₂ < 0 V	0	- 1	-2	mA
	Line Blanking Trigger			80	μΑ
	Phase Comparator φ 2 (pin 16)				
116	Charging Current	0.4	0.6	0.8	mA
	Delay between the edges of φ 1 and φ 2 (f_{VCO} = 500 kHz)	1.5	2	2.8	μS
	Line Output (open collector, (fyco = 500 kHz))-(pin 10)				
	Output Voltage (I _{10max} = 20 mA)		1	1.5	V
t ₁₀	Output Pulse Duration (when fly-back pulse is in time with t10)	24	26	30	μs
Δ_{t}	φ 2 Phase Range	15	16	19	μS
	Frame Logic				
	Free Running Period (with mute signal)		315		Line
	Search Window	247		361	Line
	50 Hz Window	309		315	Line
	60 Hz Window	247		276	Line
	VCR Mode Window	247		361	Line
	Frame Saw-tooth Generator (pins 3-5)				
	Typical Saw-tooth Amplitude (with external RC)		2.5		Vpp
15(60)	Internal Current Generator (60 Hz on)	12	14	16	μΑ
	Discharging Time (with C = 0.47 μ F, Δ V < 4 V)	10		60	μs
Vs	Starting Level (0 < I _s < 10 mA)	11	1.26	1.4	
	Frame Feedback Inputs (pins 1-2)				
11, 2	Positive and Negative Input Current			10	μΑ
	(V ₁ - V ₂ > 25 mA for frame blanking safety)				
	Frame Output (pin 4)				
	Output Voltage (0 mA < I ₄ < 80 mA)	10			V
	ton max (fvco = 500 KHz)	36	40	41	μs
	Output Phase Range	0		tonmax	
	SMPS Control Input (pin 9)				
l ₉	Input Current (Vg = Vref14)			2	μА
	SMPS Output (pin 7)				
	In all Case, End of SMPS Pulse (pin 7) and Leading Edge of				
	Line Fly-back (pin 12) in Phase				
V ₇	Output Voltage (0 < I ₇ < 20 mA)	10			V
t ₇	t _{ON} max (f _{VCO} = 500 kHz)	30	32	34	μs
	Nominal Time (V ₉ = V _{ref14})		10		μs
	Output Phase Range	0		ton max	
	Safety Input (pin 28)				
V ₂₈	Threshold Voltage (V _{ref14})	1.15	1.26	1.37	V
	Input Current (if V _{re1} ≤ V ₂₈ < 5 V then SMPS, line and frame			3	μΑ
	are switched off during the next line retrace)				


ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Min.	Typ.	Max.	Unit
	Switch-on, Switch-off Processing (pin 15)				
I _{ch15}	Charging Current ($t_c = 4 \mu s$, $T = 64 \mu s$)	70		130	μА
I _{ch15}	Ratio Charging/discharging	0.8	1	1.2	,
I _{dis15}					
	Starting Supply Voltage (pin 8)				
Vcc	SMPS*, Frame and Line Starting (pin 7, 10, 4)	5.25		6.5	V
Vcc	SMPS Stopping During Line Retrace	5.25		6.5	V
Vcc	Frame and Line Stopping	5.25		6.5	V
V_{Hyst}	Hysteresis between Switching-on and Switching-off Level				mV
· ·	 Progressive Starting by Decreasing V₁₅ 				
	Current Reference (pin 14)				
Vref14	Voltage Reference (with $R_{14} = 3.32 \text{ K}\Omega \pm 1 \%$)	1.2	1.26	1.35	V

SIMPLIFIED APPLICATION DIAGRAM



APPLICATION CIRCUIT (with thyristor frame power)



PACKAGE MECHANICAL DATA

28 PINS - PLASTIC DIP

