INTEGRATED CIRCUITS

DATA SHEET.

TEA1100; TEA1100T

Battery monitor for NiCd and NiMH chargers

Preliminary specification
File under Integrated Circuits, IC03

May 1992

Philips Semiconductors



PHILIPS



TEA1100; TEA1100T

FEATURES

- Accurate regulation of charge current settings in co-operation with a switched mode power supply
- · Accurate detection of fully charged batteries by currentless battery voltage sensing
- Switch over from fast to normal charging when batteries are fully charged
- Adjustable fast charging level (1 C to 5 Cl
- · Adjustable normal charging level
- (0.05 C to 0.25 C)
- · Temperature guarding by means of an NTC resistor
- Tracking of maximum fast charging time with fast charging current level
- Protections against short-circuited and open batteries

- Large battery voltage range
- . Both DC and PWM outputs with polarity switch

APPLICATIONS

. Charge systems for NICd and NIMH batteries

GENERAL DESCRIPTION

The TEA1100 is manufactured in a BICMOS process intended to be used as a battery monitor circuit in charge systems for NICd and NIMH batteries.

The dicuit has to be situated on the secondary side in mains-isolated systems where it monitors the battery voltage and the charge current. The circuit drives, by means of an opto-coupler or a pulsa transformer interface, an SMPS circuit, situated on the primary side of the system, thus controlling the charge current of the battaries. The circuit can drive the external power transistor in switched mode systems, which have a DC power source, via a driver stage.

ORDERING INFORMATION

EXTENDED TYPE	PACKAGE				
NUMBER	PINS	PIN POSITION	MATERIAL	CODE	
TEA1100	16	DIL	plastic	SOT38G	
TEA1100T	16	SO16L	plastic	SOT162A	

QUICK REFERENCE DATA

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V,	positive supply voltage range		5.65	-	11.5	٧
	supply current	outputs off	-	-	4.1	mA
V _{vac}	voltage range of battery-full detection		0.385	-	3.85	٧
dVwo/Vvic	-dV detection level	note 1	-	1	-	%
luic .	input current battery monitor		_	-	1	n.A
Vwc	voltage protection battery low battery high		-	0.3 4.25	-	v
1 1	charging level fast normal		20 10	-	100 50	µА µА
fosc	oscillator frequency		10		100	kHz


Note to the quick reference data

1. The -dV detection level can be adjusted by use of an external voltage regulator diode to increase the sensitivity.

May 1992



TEA1100; TEA1100T




CAPS Computer Acord Product Selection

TEA1100; TEA1100T

PINNING

SYMBOL	PIN	DESCRIPTION
PWM	1	pulse width modulator
AO	2	analog output
NTC	3	tamperature sensor input
ıs	4	loop stability
18	5	charge current
٧s	6	stabilized supply voltage
VAC	7	battery voltage
PA .	8	prescaler
CP	9	change polanty
유	10	reference resistor
R,	11	normal charge reference resistor
٧	12	positive supply voltage
osc	13	oscillator input
SYNC	14	synchronization input
LED	15	LED output
GND	16	ground



FUNCTIONAL DESCRIPTION

The operation of the circuit will be explained with the aid of Fig.1 (block diagram) and Fig.3 (application diagram). The circuit is divided into several blocks which are described separately.

May 1992

Supply block

The circuit needs a supply voltage on pin V_p with a value between 5.65 and 11.5 V. Above 6.4 V typ., the circuit starts up assuming that mains is connected to the system and the charge session begins. This supply

4

can be generated by a separate winding on the transformer, as shown in Fig.3 (application diagram), in either the flyback or the forward stroke. Another possibility is rectification from the mains secondary winding (at the connection 01 and L2).

Considerations for choosing the way of supplying the IC are:

- supply voltage range of 5.65 to 11.5 V under all circumstances (also during the 90% pause at normal charging, the standby current then is 1 mA typ.)
- maximum battery voltage (flyback stroke)
- minimum power delivered by the primary SMPS (normal charging)

The supply block delivers the following outputs:

- By using an external resistor R_m at pin 10 (R_m) a reference current is obtained which defines all external related currents (charge reference currents, oscillator).
- Externally available 4.25 V stabilized voltage source (V₃). This source is used internally for a large part of the circuit and can be used to set the NTC blasing and to supply other external circuitry. V₃ is cut off in the 90% pause during normal charging.
- Low Supply voltage Protection signal (LSP). When the supply voltage is lower than 5.25 V typ., there is supply voltage enough left to switch off the power regulation and hereafter the IC current is limited to the start level of 35 µA typ.
- Mains on reset pulse resets all digital circuitry after a start or restart due to an interrupted supply (V_p).



TEA1100; TEA1100T

harge current regulation

he charge current has to be ansed by means of a low-ohmic sistor in senes with clode D1. The avelorm on resistor R₁ (see Fig.4 or a flyback converter) has the form if a negative-going ramp and after tenng a negative DC voltage is otained. Across resistor R1 a cositive voltage is created by means if the current sources set by the ins R₂ and R₃. The error amplifier it references the result to ground and via the regulation loop of the iMPS, the secondary current will be aguitated to a value which is defined y:

 $_{n} \times R_{1} = R1 \times I_{ml}$ (fast charge) or, $_{n} \times R_{1} = R1 \times I_{n}$ (normal charge)

he Im current is the fast charging eference current, the in current is ised for regulation after a full attery is detected. The In current is he reference current set by R.,.. vhile is dependent on the resistor it pin R., With no resistor on pin R., he i, current has a default value which is half the I, current. By choosing the correct resistor ralues R., R1, R., and R., a wide ange of charge currents can be set is well as a wide range of the ratio ast charge current as a function of termal charge current. For istermination of the normal charge surrent the 1:10 duty cycle and the programmable prescale factor (p) should be taken into account (see $_{o}$ gic block); $l_{a} = 1/p \times 0.1 \times l_{+}$ The output of amplifier A1 is available at he loop stability pin (LS), so the ime constant of the SMPS loop can re set at the secondary side of the system.

YTC block

The voltage at the NTC pin is compared with two reference roltages. When the NTC voltage is between V_{rt} and V_{rt} , the charge

May 1992

current regulation is unaffected.
When the NTC voltage is outside
this window, the power of the SMPS
is reduced to the normal charge
level.

The NTC input can be used for temperature protection as shown in Fig.3 (application diagram) by using a suitable NTC resistor. To avoid switching on and off with temperature, a hysteresis is built in for both levels.

Output drivers

The SMPS regulation signal is available at different pins:

- Analog voltage output (push or pull) at AO (pin 2) to drive an opto-coupler in mains separated applications when an external rasistor is connected between AO and the opto-coupler. The maximum current through the opto-coupler clode is 2 mA. The voltage gain of amplifier A2 is: $A = (V_{L3} - 1.4) \times 4$ and is typ. 12 dB. The voltage at AO can also be used to drive a PWM input of an SMPS circuit directly. During Inhibit SMPS' the AO output is fixed to zero charge current for currentless sensing.
- . The LS voltage is compared internally with the oscillator voltage to deliver a pulse width modulated output at PWM (pin 1) to drive an output device in a OC/OC converter application via a driver stage. The PWM output is latched to prevent multi-pulsing. Moreover with the latch a kind of current mode control is possible. The maximum duty cycle is internally fixed to 78% (typ.). The 'PWM' cutput can be used for synchronization and duty cycle control of a primary SMPS via a pulse transformer (the SMPS inhibit and auxiliary pulses are also available at pin PWM).

 The AO and PWM outputs can be changed in polarity by programming the change polarity pin CP. The PWM output in the on-state pushes current (CP = 0) or pulls current (CP = 1). The appearance of the auxiliary pusses at pin PWM can also be programmed with CP.

The 'LED' output pin offers the following output signals:

- 10/90% signal for driving a LED when the duty cycle is too small during the 10% time. This occurs when there is a large difference between fast and normal charge currents. The LED frequency is f_{LED} = 2⁻¹² x 1/p x f_{OSC}
- An SMPS inhibit period (duration 10 OSC pulses) for currentless VAC sensing.
- VAC high voltage protection signals.

At higher battery voltages it is

Battery monitor

advised to divide the battery voltage with a factor 5 before offering this to pin VAC (Voltage ACcumulator). It is also possible to take a tap on the chain of batteries. The VAC voltage range has to be between 0.385 V and 3.85 V. The VAC voltage is sampled at a low cycle frequency (f_{cycle} = 2⁻¹⁶ x f_{cec}) and the analog value of VAC is digitized and stored in a register. One cycle later, the digitized value is converted back to the analog value and compared with the actual value of VAC. If the actual value is higher, then the new VAC voltage is stored in the register. otherwise no conversion is done. So the VAC top value is stored and it is possible to detect an increasing VAC indicating 'not yet full batteries' or decreasing VAC indicating that the

batteries are probably fully charged.



TEA1100; TEA1100T

The crout waits until the battery voltage has dropped 1% below the top value before indicating 'full batteries'. However, by applying a voltage regulator diode in the battery voltage sense-line (see Fig.7) an increased sensitivity of the –dV detection level can be obtained, e.g. 0.5% or even a lower value. In Fig.5 the battery voltage as function of the charging time is shown. The negative slope depends on the charge current and is approximately 3 mV/cell/K.

The switching of the SMPS can cause interference on the battery voltage and therefore it has been necessary to stop the SMPS during the inhibit time (see Fig.8). This can be done automatically via the regulation pins AO and PWM or by using the SYNC output of the logic block. The SMPS is stopped for 10 periods at the end of which sampling is done. The VAC voltage will now be sensed currentless. To avoid false decisions concerning a failing VAC voltage, VAC is digitally filtered and analog stored in a sample-end-hold circuit. This approach ensures, even at very high -dV sensitivity (<1%) accurate detection of the battery full condition, immediately hereafter decisions and VAC digitizing takes place. The benefit of a sample-and-hold drouit is that at high frequencies the noise on the VAC voltage is filtered and the VAC manipulations like decisions and digitizing are done on the same VAC voltage available in the sample-and-hold circuit.

When a -dV is detected, the reference current $I_{\rm ref}$ is switched off, the normal current $I_{\rm ref}$ is switched on during 10% of regulation and the outputs are high-ohimic during 90%. This 1:10 ratio in active regulation, together with the ratio in reference currents ($I_{\rm ref}$ as a function of $I_{\rm ref}$).

May 1992

ensures that the resulting charge current is low enough to be allowed to flow through the battenes for a long time to overcome the self-discharge of the battenes without causing memory effects. In case the prescale factor p is programmed, the I_n current has to be lowered with the p factor, so I_n = 1/p x 0.1 x I_n.

Protections

- The circuit goes into standby (not active, low current consumption) when the supply voltage is less than 5.25 V (LSP).
- When the civided battery voltage exceeds the V_a level (nominal 4.25 V) this is recognized as open or removed batteres and the output control signals terminate to stop the SMPS operation. This over-voltage sensing is digitally filtered. In above cases the "battery full detector" and the "counter/control" will be reset.
- When the divided battery voltage is less than V_m (0.3 V), the circuit assumes short-dircuited battenes, the charge current is reduced to the normal charge level. As soon as the voltage exceeds V_m, the fast charging starts.
- The temperature protections are already mentioned in section NTC. In the case of short-directed battenes or active temperature protections the "battery full detector" is reset and the 'counter/control' is stopped.

Oscillator and control logic

The whole timing of the circuit is controlled by the oscillator. The period time is defined by: $T_{cac} = 0.93 \times R_{m} \times C_{cac}$.

The counter block defines a maximum fast charge time called Time Out' (TO). As the charge current and the oscillator frequency (and so the TO) are both set by R_, changing one effects the other. Initially the oscillator capacitor can be chosen such that the last charge time is haif the TO time. This means that in case of a one hour (1C) charger, the TO signal occurs at 2 hours, in case of a quarter of an hour (4C) charger, the TO signal is active after half an hour. After that the circuit switches over to normal charging.

To adapt the SMPS switching frequency in the synchronized mode to the required oscillator frequency of the timing logic, the timer logic is preceded by a programmable divider. By means of the PR pln the divider ratio can be set to 1, 2 or 4 (p factor). Doing so the oscillator frequency can be increased with the factor p without changing TO.

Fast charging current: $I_{\infty} = R1/R_{\odot} \times V_{\omega}/R_{\omega}$ Time out: $TO = 2^{20} \times 0.93 \times R_{\omega} \times C_{\infty} \times P$ Normal charging current: $I_{\infty} = R1/R_{\odot} \times 1/P \times 0.1 \times V_{\omega}/R_{\omega}$

The control block determines the following timing sequences:

- VAC sampling: this takes 1 clock pulse every interval cycle.
 The power converter is switched off during VAC sampling. As there are several types of converters, there also are several control signals available at:

 pin 'SYNC' for synchronization in analog voltage controlled primary SMPS circuits
 pin 'PWM' for digital controlled primary SMPS and DC/DC converters
- pin "LED" in special applications



TEA1100; TEA1100T

- Disabling –dV during 2⁴ x TO (3% of TO) for proper start with flat or Inverse polarized batteries.
 Disabling is active at each fast charge cycle.
- Maximum fast charging time (TO): the maximum timer is stopped during VAC low voltage protection and outside temperature range.
- The normal charge duty cycle is 1/p x 0.1
- Auxiliary pulses to support the supply voltage of the primary SMPS circuit via pin PWM: the pulses can be programmed on and off at an appearance rate of losc/8 with a duty cycle of 14%; programming is achieved by activating CP.

The timing logic and the -dV recognition directly are reset after each supply voltage failure and after a battery over-voltage recognition. The -dV circuit is also reset during normal charging.

The SYNC output delivers negative-going synchronization pulses which are suppressed during the sampling of the battery voltage. With these sync pulses the SMPS can be synchronized. The polarity of the sync pulses is chosen so that in case of an open SYNC pin in the synchronization mode, the power is regulated to a minimum. Ourning the VAC sampling the absense of sync pulses causes the SMPS to stop thus minimizing interference (see Fig.8, synchronization waveforms).

Ourng the 90% pause, only the oscillator and the control logic are operative to save current, in the pause V_p is never allowed to become less than V_{Lpp}. This would cause a 'mains-on-reset' and so fast charging.

Programming

With pins 'CP' (change polarity) and 'PR' (prescaler) several functions can be programmed.

By defining the current (V_{∞}/R_{\odot}) at pin CP, the following functions can be activated:

1	change polanty	CP = 0, normal polarity CP = 1, changed polarity
2	no auxiliary pulses at PWM	aux = 0
3	auxiliary pulses at 1/8	aux = 8

	FUNCTIONS			
CP PIN	СР	aux		
open pin	0	0		
	0	8		
10 µA 22 µA 57 µA	1	0		
57 µA	1	8		

By defining the voltage at pin PR, the following functions can be activated:

PR PIN	FUNCTIONS
V.	prescaler divide by 1
open pin	prescaler divide by 2
ground	prescaler divide by 4

Formulas

DESCRIPTION	SYMBOL	FORMULA	FUNCTION
pumi	Tosc	0.93 x R, x C _{osc}	repetition
•	TO	2-20 xpxToxc	duration
	Torante	24 x TO	duration
	Tues = Treats	2" x p x T _{osc}	repetition
	Tues - Trees	3/4 x 2° x T _{osc}	duration
	Timbe	210 x Tosc	repetition
	Times	10 x Tosc	duration
charge currents	Land	R1/A, x V_/A_	
	1	R1/R, x 1/p x 0.1V, /R,	

May 1992



TEA1100; TEA1100T

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134)

All voltages with respect to ground; positive currents flow into the IC; all pins not mentioned in the voltage fist are not allowed to be voltage driven. The voltage ratings are valid provided other ratings are not violated; current ratings are valid provided the power rating is not violated.

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX	דואט
Voltages					
٧,	positive supply voltage (pin 12)		-0.5	13.2	٧
٧٠٠	LED voltage (pin 15)		-0.5	13.2	٧
V _{1.8,4,3}	voltage at PWM (pin 1), PR (pin 8), LS (pin 4), NTC (pin 3)		-0.5	Vp	٧
V _s	voltage at IB (pin 5)		-0.5	-1	٧
Currents					
l _{vs}	current at V _s (pin 6)		-7	+0.01	mA
LEO	current at LED (pin 15)		-	25	mΑ
IAG	current at AO (pin 2)		-5	+5	mA
Pres	current at PWM (pin 1)		-15	+15	mA
SYNC	current at SYNC (pin 14)		-2	+2	mA
I _{17,10,8}	current at R _n (pin 11), R _n (pin 10), CP (pin 9)		-1	+0.01	mA
1457	current at LS (pin 4), IB (pin 5), VAC (pin 7)		-1	+1	mA
1,	current at V, (pin 6)		-	15	mA
Dissipation					
우,	total power dissipation	T = 85 °C SOT38G SOT162A	-	0.6 0.3	w w
Temperatures					
Tamb	operating ambient temperature		-20	+85	•C
т,	junction temperature		-	+150	ဗ
Τ.,,	storage temperature		-55	+150	•c

May 1992



TEA1100; TEA1100T

HARACTERISTICS

 $_{\rm ares}$ = 25 °C; $\rm V_p$ = 10 V; $\rm R_{\rm ref}$ = 33 k $\rm \Omega$; $\rm R_n$ = 68 k $\rm \Omega$; $\rm C_{\rm osc}$ = 1 nF; CP is open; PR connected to $\rm V_g$; unless otherwise pecified

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
upply (V, V,	R)					_,
/p	supply voltage range		5.55	-	11.5	V
/=c	clamp voltage	l _{rc} = 10 mA	11.5	-	12.8	V
/83	start voltage		6.1	6.4	6.7	٧
PLSP	low supply protection level		4.85	5.25	5.65	V
/KSPH	hysterens of V _{RSP}		0.3	0.95	-	V
P	supply current	outputs off		<u> -</u>	4.1	mA
70	supply pause current	V, = 6 V		<u> -</u>	1.71	mA
*S8	standby current	V _p = 4 V	-	35	45	μА
<u> </u>	source voltage (stabilized)	I _s = 1 mA	4.03	4.25	4.46	V
V _~	reference voitage	I _m = 20 μA	1.18	1.25	1.31	V
TC	temperature coefficient of V	T _{wre} = 0 to 45 °C	-	±100	±200	ppm/k
dV,JdV,	power supply rejection ratio (PSRR) of V.	f = 100 Hz; dV _p = 2 V (peak-to-peak value); V _p = 8 V	-46	-	-	dS
Δ٧,	voltage difference	$dl_s = 1 \text{ mA}$	-	-	5	m۷
lend	current range of R		10	-	100	μA
	ent regulation (IB, R., R.,)					
٧,	voitage at pin R _a	i _n = 10 μA; i _m = 20 μA	1.17	1.25	1.32	
<u> </u>	current range at Fla		5	-	50	μА
Ing/Ind	Input current ratio normal charging fast charging	R _n not connected V ₁₈ = 0 V ₁₈ = 0	0.475 0.95	0.5	0.525 1.05	
l _{ig} /l _n	input current ratio normal charging	R _n connected	0.90	0.97	1.04	
V _{PHB}	threshold voltage at IB	T = 25 °C T_ = 0 to 45 °C	-5 -7	-	+5 +7	mV MV
NTC Input						
V _{NTCSPH}	switching protection voltage on high temperatures		0.75	0.81	0.87	V
V _{VITOM}	hysteresis of V _{MICSPH}		60	90	120	mV
V _{NTCSPL}	switching protection voltage on low temperatures		2.78	3.00	3.20	٧
Virtor	hysteresis of Varcan		55	100	135	m∨
Ivic	Input current	V _{MTC} = 2 V	-5	-	+5	μA

May 1992

j



TEA1100; TEA1100T


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	דואט
Output driver	TE (AO, LS, PWM, LED)					
ACHONECE	source current	V _{AQ} = 3 V; CP = 0	-	 -	-2	mA
ACHINE .	sink current	V _{MQ} = 0.5 V; CP = 1	2	≟ .	-	mA
<u> </u>	transconductance A1	V ₋₈ = 50 mV	-	300	-	μS
G.,	voitage gain A1 x A2	V ₁₀ = 2 V (peak-to-peak value)	-	72	-	₫B
G,	voitage gain A2	V ₁₀ = 2 V (peak-to-peak value)	-	12	-	₫B
الاستحد	maximum source current	V _{cs} = 2.25 V	-25	-21	-16	μА
LSara	maximum sink current	Vي = 2.25 V	16	21	25	ļμA
Iman	HIGH level output current	V _{PM4} = 3 V	-18	-14	-10	mA
Imag	LOW level output current	V _{PM4} = 0.5 V	7	12	17	mA
Present	leakage current	V _{PM4} = 4.25 V	-	0.2	10	μA
گېي <u>ي</u>	maximum duty cycle		70	78	86	%
бринци	auxiliary pulse duty cycle		12.6	14	15.4	%
Vien	saturation voltage	l _{usp} = 15 mA	-	-	600	m٧
LEDICA	leakage current	V _{LED} = 10 V	 -	-	5	μА
Battery moni	tor (VAC)					
l _{vac}	Input current	V _{VAC} = 4.25 V	-	1	-	nA
Vyac	voltage range of -dV detection		0.385	-	3.85	V
dVwcVvc	-dV detection level w.r.t. top	V _{VAC} = 2 V	0.85	1	1.15	7.
ΔV _{VAG}	resolution -dV		0.42	0.6	0.78	mV
Tav	temperature range of -dV detection		a	-	50	40
Protections (VAC)					
VVACIP	low battery voltage protection		-	0.3	0.33	V
Vvaca	high battery voltage protection	with respect to V,	-	0	150	mΥ
Oscillator, lo	gic (OSC, SYNCH)					
V _{oseo} ,	oscillator switching level HIGH		-	2.5	-	٧
V _{osca}	oscillator switching level LOW		-	1.5	-	V
K	period time Tosc = K x R _{re} x Cosc		0.84	0.93	1.02	
l _{osc}	oscillator frequency range		10	-	100	kHz
Vamoi	SYNC output level HIGH	1 ₅₇₉₀₄ = -0.4 mA	3.4	-	_	V
VSYNCE	SYNC output level LOW	I _{smict} = 0.4 mA	1-	-	0.85	V

May 1992



TEA1100; TEA1100T

TEST AND APPLICATION INFORMATION



Notes to Fig.3

- 1. Signaling the status of the charging session can be done by a LED-diode-resistor combination parallel to L2 (transformer T1). During the fast charging period the LED will burn continuously. During normal charging the LED will switch with the 10/90% rhydhm. With mains-off the LED is off, thus not discharging the batteries. If at normal charging the duty cycle is too low during the 10% because of a very large difference between the fast charge and the normal charge levels, the LED can be driven by the LED pin.
- 2. With R_s = 50 mΩ and a required fast charging current level of 8 A (5C for 1.2 Ah batteries), the average current sense level is 300 mV. Power dissipation in R_s = 1.8 W. With a 3 kΩ resistor for R1, the required i_{nd} current is 300 mV/3 kΩ = 100 μA. For a normal charge level of 0.25C (300 mA) the voltage drop over R_s is 15 mV. Taken into account the duty cycle of 10%, the voltage drop over R1 = 150 mV. So the I_{Rs} current has to be: 150 mV/3 kΩ = 50 μA (p = 1).

May 1992



TEA1100; TEA1100T

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	דואט
rogramming	(CP)					
c.	programming currents CP = 0; aux = 0	H _{cs} = 330 kΩ	_	- `.	4.2	μΑ
	CP = 0; aux = 8	$H_{\rm co} = 120 \rm k\Omega$	9.4	10.4	11.4	μА
	CP = 1; aux = 0	H ₂ = 58 kΩ	20.0	22.3	24.5	μA
	CP = 1; aux = 8	$H_{cr} = 22 \text{ k}\Omega$	51.1	56.8	62.5	∤μА

11

JUALITY SPECIFICATION

ieneral quality specification for ntegrated dircuits: IZW-B0/FQ-0601.

lemark; for the synchronization pin 14), the ESD positive zap voltage is estricted to a maximum of 1000 V.

Jay 1992



TEA1100; TEA1100T

ethod to increase -dV sensitivity

he basic, direct battery sensing via resistive divider, which adapts the attery voltage within the $V_{\rm AC}$ range, shown in Fig.5. Detection occurs :-dV = 1% of $V_{\rm Special}$ -

he position of the Zener diode is nown in Fig.7. The TEA1100 now anses the voltage $V_{\rm R}$, which is the attery voltage minus the ener-diode voltage $(V_{\rm R}=V_{\rm B}-V_{\rm Z})$.

election occurs at $-dV_R = 1\%$ of $R_{\rm max}$. This detection corresponds ith a -dV in the battery in coordance with:

 $V_{bal} = (V_2/V_{8(max)}) - 1 (ln %).$

the Zener voltage is half the taximum battery voltage, the dV_s stection will be at -0.5%.

lesign example for six-cells' attery and 5% –dV cut-off

onditions:

maximum battery voltage (1.7 V/call) = 10.2 V sense network current = 300 µA maximum monitor sense voltage V_{AC} = 3.6 V (<3.85 V)


or –dV = 0.5%, a Zener voltage of bout half the battery voltage is equired; choose V_Z = 5 V. Now V_R t top level is –5.2 V and the equired divider factor (V_{AC}/V_R) is .69, R1 and R2 become 5.6 k Ω and 12 k Ω respectively (see Figs 6 and 7).


huring charge the battery voltage ses with a minimum rate of ~8 mV er minute for 6 cells under 1 C harge. The temperature coefficient if the Zener dode and its ambient amperature change should not ause a premature full detection.

Vith the following equation the ulowance of the Zener-diode amperature change can be derived: K/minute $< (0.5\%(V_3 - V_2) + (8 \text{ mV/minute})/S_z$

At the early state of charging, $V_s = 8.4^{\circ}V$ for 6 cells; 0.5% is a safe value for 1% detection in the TEA1100 and $V_z = 5 V$.

Assuming a S_2 of +0.5 mV/K (typ. 0.2 mV/K for e.g. Zener diode PLVA450A), this results in maximum 50 K/minute.









Fig.6 Basic circuit for direct battery sensing.




13

/ay 1992



TEA1100; TEA1100T




May 1992



TEA1100; TEA1100T


ACKAGE OUTLINES



ay 1992



TEA1100; TEA1100T



May 1992



lopment

a published later.

above one or

ictions of this

ng technique

iminates the

uires the solder of fine solder ading agent) to strate by idiling or spensing before

two solder

vhich a

h upward

' a smooth

rrosive

cations.

, exist for iple, thermal ted belt, infrared, reflow. Dwell in 50 and 300 s od. Typical reflow ge from 215 to

sessary to dry the rate the binding ig duration: 45 min

TEA1100; TEA1100T

REPAIRING SOLDERED JOINTS (BY HAND-HELD SOLDERING IRON OR PULSE-HEATED SOLDER TOOL)

Fix the component by first soldering two, diagonally opposite, and pins. Apply the heating tool to the flat part of the pin only. Contact time must be limited to 10 s at up to 300 °C. When using proper tools, all other pins can be soldered in one operation within 2 to 5 s at between 270 and 320 °C. (Pulse-heated soldering is not recommended for SO packages.

For pulse-heated solder tool (resistance) scidering of VSO packages, solder is applied to the substrate by dipping or by an extra thick tir/lead plating before package placement





TEA1100; TEA1100T

DEFINITIONS

Data sheet status	
Objective specification	This data sheet contains target or goal specifications for product development.
Preliminary specification	This data sheet contains preliminary data; supplementary data may be published later.
Product specification	This data sheet contains final product specifications.
I ledden velven	

Umiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the davice. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of this specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information

Where application information is given, it is advisory and does not form part of the specification.

May 1992

. 18

