

# TDA8440

## Video and Audio Switch IC

### Product Specification

#### Linear Products

#### DESCRIPTION

The TDA8440 is a versatile video/audio switch, intended to be used in applications equipped with video/audio inputs.

It provides two 3-State switches for audio channels and one 3-State switch for the video channel and a video amplifier with selectable gain (times 1 or times 2).

The integrated circuit can be controlled via a bidirectional I<sup>2</sup>C bus or it can be controlled directly by DC switching signals. Sufficient sub-addressing is provided for the I<sup>2</sup>C bus mode.


#### FEATURES

- Combined analog and digital circuitry gives maximum flexibility in channel switching
- 3-State switches for all channels
- Selectable gain for the video channels
- Sub-addressing facility
- I<sup>2</sup>C bus or non-I<sup>2</sup>C bus mode (controlled by DC voltages)
- Slave receiver in the I<sup>2</sup>C bus mode
- External OFF command
- System expansion possible up to 7 devices (14 sources)
- Static short-circuit proof outputs

#### APPLICATIONS

- TVRO
- Video and audio switching
- Television
- CATV

#### PIN CONFIGURATION



#### ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
18-Pin Plastic DIP (SOT-102)	0 to 70°C	TDA8440N


#### ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
V <sub>CC</sub>	Supply voltage Pin 15	14	V
	Input voltage		
V <sub>SDA</sub>	Pin 17	-0.3 to V <sub>CC</sub> + 0.3	V
V <sub>SCL</sub>	Pin 18	-0.3 to V <sub>CC</sub> + 0.3	V
V <sub>OFF</sub>	Pin 2	-0.3 to V <sub>CC</sub> + 0.3	V
V <sub>S0</sub>	Pin 11	-0.3 to V <sub>CC</sub> + 0.3	V
V <sub>S1</sub>	Pin 13	-0.3 to V <sub>CC</sub> + 0.3	V
V <sub>S2</sub>	Pin 6	-0.3 to V <sub>CC</sub> + 0.3	V
-I <sub>16</sub>	Video output current Pin 16	50	mA
T <sub>STG</sub>	Storage temperature range	-65 to +150	°C
T <sub>A</sub>	Operating ambient temperature range	0 to +70	°C
T <sub>J</sub>	Junction temperature	+150	°C
θ <sub>JA</sub>	Thermal resistance from junction to ambient in free-air	50	°C/W

# Video and Audio Switch IC

# TDA8440

## BLOCK DIAGRAM AND TEST CIRCUIT



## Video and Audio Switch IC

TDA8440

DC ELECTRICAL CHARACTERISTICS  $T_A = 25^\circ\text{C}$ ;  $V_{CC} = 12\text{V}$ , unless otherwise specified.

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Typ	Max	
<b>Supply</b>					
$V_{15-4}$	Supply voltage	10		13.2	V
$I_{15}$	Supply current (without load)		37	50	mA
<b>Video switch</b>					
$C_1C_3$	Input coupling capacitor	100			nF
$A_{3-16}$ $A_{3-16}$	Voltage gain (times 1; SCL = L) (times 2; SCL = H)	-1 +5	0 +6	+1 +7	dB dB
$A_{1-16}$ $A_{1-16}$	Voltage gain (times 1; SCL = L) (times 2; SCL = H)	-1 +5	0 +6	+1 +7	dB dB
$V_{3-4}$	Input video signal amplitude (gain times 1)			4.5	V
$V_{1-4}$	Input video signal amplitude (gain times 1)			4.5	V
$Z_{16-4}$	Output impedance		7		$\Omega$
$Z_{16-4}$	Output impedance in 'OFF' state	100			k $\Omega$
	Isolation (off-state) ( $f_0 = 5\text{MHz}$ )	60			dB
S/S + N	Signal-to-noise ratio <sup>2</sup>	60			dB
$V_{16-4}$	Output top-sync level	2.4	2.8	3.2	V
G	Differential gain			3	%
$V_{16-4}$	Minimum crosstalk attenuation <sup>1</sup>	60			dB
RR	Supply voltage rejection <sup>3</sup>	36			dB
BW	Bandwidth (1dB)	10			MHz
$\alpha$	Crosstalk attenuation for interference caused by bus signals (source impedance 75 $\Omega$ )	60			dB
<b>Audio switch "A" and "B"</b>					
$V_{9-4}$ (RMS) $V_{10-4}$ (RMS) $V_{5-4}$ (RMS) $V_{7-4}$ (RMS)	Input signal level			2 2 2 2	V V V V
$Z_{9-4}$ $Z_{10-4}$ $Z_{5-4}$ $Z_{7-4}$	Input impedance	50 50 50 50	100 100 100 100		k $\Omega$ k $\Omega$ k $\Omega$ k $\Omega$
$Z_{12-4}$ $Z_{14-4}$	Output impedance			10 10	$\Omega$ $\Omega$
$Z_{14-4}$	Output impedance (off-state)	100			k $\Omega$
$V_{9-12}$ $V_{10-12}$ $V_{5-14}$ $V_{7-14}$	Voltage gain	-1 -1 -1 -1	0 0 0 0	+1 +1 +1 +1	dB dB dB dB
	Isolation (off-state) ( $f = 20\text{kHz}$ )	90			dB
S/S + N	Signal-to-noise ratio <sup>4</sup>	90			dB
THD	Total harmonic distortion <sup>6</sup>			0.1	%

## Video and Audio Switch IC

TDA8440

**DC ELECTRICAL CHARACTERISTICS** (Continued)  $T_A = 25^\circ\text{C}$ ;  $V_{CC} = 12\text{V}$ , unless otherwise specified.

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Typ	Max	
$\alpha$ $\alpha$	Crosstalk attenuation for interferences caused by video signals <sup>5</sup> Weighted Unweighted	80			dB
		80			dB
$\alpha$	Crosstalk attenuation for interferences caused by sinusoidal sound signals <sup>5</sup>	80			dB
	Crosstalk attenuation for interferences caused by the bus signal (weighted) (source impedance = 1k $\Omega$ )	80			dB
RR	Supply voltage rejection	50			dB
BW	Bandwidth (-1dB)	50			kHz
<b>I<sup>2</sup>C bus inputs/outputs SDA (Pin 17) and SCL (Pin 18)</b>					
V <sub>IH</sub>	Input voltage HIGH	3		V <sub>CC</sub>	V
V <sub>IL</sub>	Input voltage LOW	-0.3		+1.5	V
I <sub>IH</sub>	Input current HIGH <sup>7</sup>			10	$\mu\text{A}$
I <sub>IL</sub>	Input current LOW <sup>7</sup>			10	$\mu\text{A}$
V <sub>OL</sub>	Output voltage LOW at I <sub>OL</sub> = 3mA			0.4	V
I <sub>OL</sub>	Maximum output sink current		5		mA
C <sub>i</sub>	Capacitance of SDA and SCL inputs, Pins 17 and 18			10	pF
<b>Sub-address inputs S<sub>0</sub> (Pin 11), S<sub>1</sub> (Pin 13), S<sub>2</sub> (Pin 6)</b>					
V <sub>IH</sub>	Input voltage HIGH	3		V <sub>CC</sub>	V
V <sub>IL</sub>	Input voltage LOW	-0.3		+0.4	V
I <sub>IH</sub>	Input current HIGH			10	$\mu\text{A}$
I <sub>IL</sub>	Input current LOW	-50		0	$\mu\text{A}$
<b>OFF Input (Pin 2)</b>					
V <sub>IH</sub>	Input voltage HIGH	+3		V <sub>CC</sub>	V
V <sub>IL</sub>	Input voltage LOW	-0.3		+0.4	V
I <sub>IH</sub>	Input current HIGH			20	$\mu\text{A}$
I <sub>IL</sub>	Input current LOW	-10		2	$\mu\text{A}$

**NOTES:**1. Caused by drive on any other input at maximum level, measured in B = 5MHz, source impedance for the used input 75 $\Omega$ ,

$$\text{crosstalk} = 20 \log \frac{V_{\text{OUT}}}{V_{\text{IN max}}}$$

2.  $S/N = 20 \log \frac{V_O \text{ video noise (p-p) (2V)}}{V_O \text{ noise RMS B = 5MHz}}$ 3. Supply voltage ripple rejection =  $20 \log \frac{V_R \text{ supply}}{V_R \text{ on output}}$  at  $f = \text{max. } 100\text{kHz}$ .4.  $S/N = 20 \log \frac{V_O \text{ nominal (0.5V)}}{V_O \text{ noise B = 20kHz}}$ 5. Caused by drive of any other input at maximum level, measured in B = 20kHz, source impedance of the used input = 1k $\Omega$ ,

$$\text{crosstalk} = 20 \log \frac{V_{\text{OUT}}}{V_{\text{IN max}}} \text{ according to DIN 45405 (CCIR 468).}$$

6.  $f = 20\text{Hz}$  to  $20\text{kHz}$ .

7. Also if the supply is switched off.

# Video and Audio Switch IC

# TDA8440

**AC ELECTRICAL CHARACTERISTICS** I<sup>2</sup>C bus load conditions are as follows: 4kΩ pull-up resistor to +5V; 200pF to GND. All values are referred to V<sub>IH</sub> = 3V and V<sub>IL</sub> = 1.5V.

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Typ	Max	
t <sub>BUF</sub>	Bus free before start	4			μs
t <sub>S</sub> (STA)	Start condition setup time	4			μs
t <sub>H</sub> (STA)	Start condition hold time	4			μs
t <sub>LOW</sub>	SCL, SDA LOW period	4			μs
t <sub>HIGH</sub>	SCL, HIGH period	4			μs
t <sub>R</sub>	SCL, SDA rise time			1	μs
t <sub>F</sub>	SCL, SDA fall time			0.3	μs
t <sub>S</sub> (DAT)	Data setup time (write)	1			μs
t <sub>H</sub> (DAT)	Data hold time (write)	1			μs
t <sub>S</sub> (CAC)	Acknowledge (from TDA8440) setup time			2	μs
t <sub>H</sub> (CAC)	Acknowledge (from TDA8440) hold time	0			μs
t <sub>S</sub> (STO)	Stop condition setup time	4			μs

**Table 1. Sub-Addressing**

S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	SUB-ADDRESS		
			A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>
L	L	L	0	0	0
L	L	H	0	0	1
L	H	L	0	1	0
L	H	H	0	1	1
H	L	L	1	0	0
H	L	H	1	0	1
H	H	L	1	1	0
H	H	H	non I <sup>2</sup> C addressable		

### FUNCTIONAL DESCRIPTION

The TDA8440 is a monolithic system of switches and can be used in CTV receivers equipped with an auxiliary video/audio plug. The IC incorporates 3-State switches which comprise:

- a) An electronic video switch with selectable gain (times 1 or times 2) for switching between an internal video signal (from the IF amplifier) with an auxiliary input signal.

b) Two electronic audio switches, for two sound channels (stereo or dual language), for switching between internal audio sources and signals from the auxiliary video/audio plug.

A selection can be made between two input signals and an OFF-state. The OFF-state is necessary if more than one TDA8440 device is used.

The SDA and SCL pins can be connected to the I<sup>2</sup>C bus or to DC switching voltages. Inputs S<sub>0</sub> (Pin 11), S<sub>1</sub> (Pin 13), and S<sub>2</sub> (Pin 6) are used for selection of sub-addresses or switching to the non-I<sup>2</sup>C mode. Inputs S<sub>0</sub>, S<sub>1</sub>, and S<sub>2</sub> can be connected to the supply voltage (H) or to ground (L). In this way, no peripheral components are required for selection.

### NON-I<sup>2</sup>C BUS CONTROL

If the TDA8440 switching device has to be operated via the auxiliary video/audio plug, inputs S<sub>2</sub>, S<sub>1</sub>, and S<sub>0</sub> must be connected to the supply line (12V).

The sources (internal and external) and the gain of the video amplifier can be selected via the SDA and SCL pins with the switching voltage from the auxiliary video/audio plug:

- Sources I are selected if SDA = 12V (external source)
- Sources II are selected if SDA = 0V (TV mode)
- Video amplifier gain is 2 × if SCL = 12V (external source)
- Video amplifier gain is 1 × if SCL = 0V (TV mode)

If more than one TDA8440 device is used in the non-I<sup>2</sup>C bus system, the OFF pin can be used to switch off the desired devices. This can be done via the 12V switching voltage on the plug.

- All switches are in the OFF position if OFF = H (12V)
- All switches are in the selected position via SDA and SCL pins if OFF = L (0V)

### I<sup>2</sup>C BUS CONTROL

Detailed information on the I<sup>2</sup>C bus is available on request.

# Video and Audio Switch IC

# TDA8440

**Table 2. TDA8440 I<sup>2</sup>C Bus Protocol**

STA	A <sub>6</sub>	A <sub>5</sub>	A <sub>4</sub>	A <sub>3</sub>	A <sub>2</sub>	A <sub>1</sub>	A <sub>0</sub>	R/W	AC	D <sub>7</sub>	D <sub>6</sub>	D <sub>5</sub>	D <sub>4</sub>	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>	AC	STO
-----	----------------	----------------	----------------	----------------	----------------	----------------	----------------	-----	----	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----------------	----	-----

- STA = start condition
- A<sub>6</sub> = 1
- A<sub>5</sub> = 0
- A<sub>4</sub> = 0
- A<sub>3</sub> = 1
- } Fixed address bits
- A<sub>2</sub> = sub-address bit, fixed via S<sub>2</sub> input
- A<sub>1</sub> = sub-address bit, fixed via S<sub>1</sub> input
- A<sub>0</sub> = sub-address bit, fixed via S<sub>0</sub> input
- R/W = read/write bit (has to be 0, only write mode allowed)
- AC = acknowledge bit (= 0) generated by the TDA8440
- D<sub>7</sub> = 1 audio I<sub>a</sub> is selected to audio output a
- D<sub>7</sub> = 0 audio I<sub>a</sub> is not selected
- D<sub>6</sub> = 1 audio II<sub>a</sub> is selected to audio output a
- D<sub>6</sub> = 0 audio II<sub>a</sub> is not selected
- D<sub>5</sub> = 1 audio I<sub>b</sub> is selected to audio output b
- D<sub>5</sub> = 0 audio I<sub>b</sub> output is not selected
- D<sub>4</sub> = 1 audio II<sub>b</sub> is selected to audio output b
- D<sub>4</sub> = 0 audio II<sub>b</sub> is not selected
- D<sub>3</sub> = 1 video I is selected to video output
- D<sub>3</sub> = 0 video I is not selected
- D<sub>2</sub> = 1 video II is selected to video output
- D<sub>2</sub> = 0 video II is not selected
- D<sub>1</sub> = 1 video amplifier gain is times 2
- D<sub>1</sub> = 0 video amplifier gain is times 1
- D<sub>0</sub> = 1 OFF-input inactive
- D<sub>0</sub> = 0 OFF-input active
- STO = stop condition

**D<sub>0</sub>/OFF Gating**

D <sub>0</sub>	OFF Input	Outputs
0 (off input active)	H	OFF
0	L	In accordance with last defined D <sub>7</sub> - D <sub>1</sub> (may be entered while OFF = HIGH)
1 (off input inactive)	H	In accordance with D <sub>7</sub> - D <sub>1</sub>
1	L	In accordance with D <sub>7</sub> - D <sub>1</sub>

**OFF FUNCTION**


With the OFF input all outputs can be switched off (high ohmic mode), depending on the value of D<sub>0</sub>.

**Power-on Reset**

The circuit is provided with a power-on reset function.

When the power supply is switched on, an internal pulse will be generated that will reset the internal memory S<sub>0</sub>. In the initial state all the switches will be in the off position and the OFF input is active (D<sub>7</sub> - D<sub>0</sub> = 0), (I<sup>2</sup>C mode). In the non-I<sup>2</sup>C mode, positions are defined via SDA and SCL input voltages.

When the power supply decreases below 5V, a pulse will be generated and the internal memory will be reset. The behavior of the switches will be the same as described above.



**Figure 1. I<sup>2</sup>C Bus Timing Diagram**

WF187805