

5.1V AND ADJUSTABLE VOLTAGE REGULATOR WITH DISABLE AND RESET

ADVANCE DATA


- OUTPUT CURRENTS UP TO 1A
- FIXED PRECISION OUTPUT 1 VOLTAGE 5.1V $\pm 2\%$
- OUTPUT 2 VOLTAGE PROGRAMMABLE FROM 2.5 TO 16V
- OUTPUT 1 WITH RESET FACILITY
- OUTPUT 2 WITH DISABLE BY TTL INPUT
- SHORT CIRCUIT PROTECTION AT BOTH OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUTPUT VOLTAGE

DESCRIPTION


The TDA8139 is a monolithic dual positive voltage regulator designed to provide precision output voltages of 5.1V and adjustable at currents up to 1A. An internal reset circuit generates a delayed reset pulse when the output 1 decreases below the regulated voltage value.

Output 2 can be disabled by TTL input.


Short circuit and thermal protections are included.



BLOCK DIAGRAM



PIN CONNECTION (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V_{IN}	DC Input Voltage Pin 1, 2	20	V
V_{DIS}	Disable Input Voltage Pin 4	20	V
V_{RST}	Output Voltage at Pin 6	20	V
$I_{O1,2}$	Output Currents	Internally Limited	
P_t	Power Dissipation	Internally Limited	
T_{STG}	Storage Temperature	- 65 to + 150	°C
T_J	Junction Temperature	0 to + 150	°C

THERMAL DATA

$R_{TH(j-c)}$	Maximum Thermal Resistance Junction-case	8	°C/W
---------------	--	---	------

ELECTRICAL CHARACTERISTICS ($V_{IN} = 7V$; $T_j = 25^\circ C$ unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V_{O1}	Output Voltage	$I_{O1} = 10mA$	5	5.1	5.2	V
V_{O2}	Output Voltage	$I_{O2} = 10mA$	2.5		16	V
$V_{IO1,2}$	Dropout Voltage	$I_{O1,2} = 750mA$			1.4	V
		$I_{O1,2} = 1A$			2	V
V_{O1}	Line Regulation	$7V < V_{IN1} < 14V$			50	mV
V_{O2}	Line Regulation	$12V < V_{IN2} < 18V @ V_{O2} : 10V$ $I_{O1,2} = 200mA$			100	mV
V_{O1}	Load Regulation	$5mA < I_{O1,2} < 0.6A$ $@ V_{O2} = 10V$			100	mV
V_{O2}	Load Regulation				200	mV
I_O	Quiescent Current	$I_{O1} = 10mA$ Output 2 Disabled			2	mA
V_{O1RST}	Reset Threshold Voltage	$(K = V_{O1})$	$K - 0.4$	$K - .25$	$K - 0.1$	V
V_{RTH}	Reset Threshold Hysteresis	(see note 1)	20	50	75	mV
t_{RD}	Reset Pulse Delay at Pin 6	$C_\theta = 100nF$ (see note 1)		25		ms
V_{RL}	Saturation Volt. at Pin 6 in Reset Condition	$I_5 = 5mA$			0.4	V
I_{RH}	Leakage Current at Pin 5 in Normal Condition	$V_5 = 10V$			10	μA
$V_{O1,2}/T$	Output Volt. Thermal Drift			100		ppm/ $^\circ C$
$I_{O1,2sc}$	Short Circ. Ouput Current	$V_{IN} = 7V$			1.6	A
		$V_{IN} = 18V$ (see note 2)			0.7	A
V_{DISH}	Disable Volt. at Pin 4 High (out 2 active)		2			V
V_{DISL}	Disable Volt. at Pin 4 Low (out 2 disabled)				0.8	V
I_{DIS}	Disable Bias Current at Pin 4	$0V < V_{DIS} < 7V$	- 100		2	μA
V_{ref}	Pin 7			2.5		V
T_{jSD}	Junction Temp. for Thermal Shut Down			145		$^\circ C$

Notes : 1. If the output voltage OUT 1 goes below 4.85V ($V_{OUT} - 0.25V$) the comparator "a" (see fig 1) discharges rapidly the capacitor C_θ and the Reset output (pin 5) goes at once LOW.
When the voltage at the OUT 1 rises above 4.9V, the voltage at pin 2 increases with this law :

$$t_d = \frac{C_\theta \cdot 2.5V}{10\mu A} \quad (\text{see fig 2})$$

as V_2 reach 2.5V the Reset output (pin 5) goes HIGH again. To avoid glitches in the Reset output the second comparator "b" has a large hysteresis (1.9V).

2. The output short circuit currents are tested one channel at time.
During a short circuit a large consumption of power occurs, anyway the thermal protection circuit guarantees the temperature not overcomes high value

Figure 1.






Figure 2.



TYPICAL APPLICATION CIRCUIT



CIRCUIT DESCRIPTION

The TDA8139 is a dual voltage regulator with Reset and Disable.

The two regulation parts are supplied from one voltage reference circuit trimmed by zener zap during EWS test.

The outputs stage have been realized in darlington configuration with a drop typical 1.2V.

The disable circuit, switch-off the output 2 if a voltage lower than 0.8V is applied at pin 4.

The Reset circuit controls the voltage at the output 1, if this one decrease below 4.85V provides to generate a reset pulse at pin 6 (open collector) with a certain delay depending by an external capacitor connected at pin 3.

PACKAGE MECHANICAL DATA

9 PINS – PLASTIC SIP

