

5.1V + 8.5V REGULATOR WITH DISABLE AND RESET

ADVANCE DATA

- OUTPUT CURRENTS UP TO 1A
- FIXED PRECISION OUTPUT 1 VOLTAGE 5.1V ± 2%
- FIXED PRECISION OUTPUT 2 VOLTAGE 8.5V ± 2%
- OUTPUT 1 WITH RESET FACILITY
- OUTPUT 2 WITH DISABLE BY TTL INPUT
- SHORT CIRCUIT PROTECTION AT BOTH OUTPUTS
- THERMAL PROTECTION
- LOW DROP OUTPUT VOLTAGE

DESCRIPTION

The TDA8133 is a monolithic dual positive voltage regulator designed to provide fixed precision output voltages of 5.1V and 8.5V at currents up to 1A.


An internal reset circuit generates a delayed reset pulse when the output 1 decreases below the regulated voltage value.

Output 2 can be disabled by TTL input.


Short circuit and thermal protections are included.



BLOCK DIAGRAM



PIN CONNECTION (top view)



ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit	
Vin	DC Input Voltage Pin 1	20		
V _{DIS}	Disable Input Voltage Pin 3	20 20		
V _{RST}	Output Voltage at pin 5			
I _{O1, 2}	Output Currents	Internally Limited		
Pt	Power Dissipation	Internally Limited		
T _{STG}	Storage Temperature	- 65 to + 150	°C	
T _J Junction Temperature		0 to + 150	°C	

THERMAL DATA

1	R _{TH(j-c)} Maximum Thermal Resistance Junct	ion-case	3	°C/W

ELECTRICAL CHARACTERISTICS (V_{IN} = 7V; T_i = 25°C unless otherwise specified)

Symbol	Parameter	Test Conditions	Min.	Typ.	Max.	Unit
V ₀₁	Output Voltage	I ₀₁ = 10mA	5	5.1	5.2	V
V ₀₂	Output Voltage	I ₀₂ = 10mA	8.33	8.5	8.67	V
V ₀₁	Output Voltage	7V < V _{IN1} < 14V	4.9		5.3	V
V ₀₂	Output Voltage	10.5V < V _{IN2} < 18V 5mA < I _{01, 2} < 750mA	8.15		8.85	V
V _{IOT 2}	Dropout Voltage	I _{01, 2} = 750mA			1.4	V
		I _{01, 2} = 1A			2	V
VoiL	Line Regulation	7V < V _{IN1} < 14V			50	mV
V _{02LI}	Line Regulation	$10.5V < V_{IN2} < 18V$ $I_{01, 2} = 200mA$			85	mV
Vollo	Load Regulation	5mA < I _{01, 2} < 0.6A			100	mV
Vollo	Load Regulation				170	mV
10	Quiescent Current	I ₀₁ = 10mA Output 2 Disabled			2	mA
Voirst	Reset Threshold Voltage	(K = V ₀₁)	K - 0.4	K25	K - 0.1	V
V _{RTH}	Reset Threshold Hysteresis	(see note 1)	20	50	75	mV
t _{RD}	Reset Pulse Delay at pin 5	C _e = 100nF (see note 1)		25		ms
V _{RL}	Saturation Volt. at pin 5 in Reset Condition	I ₅ = 5mA			0.4	٧
I _{RH}	Leakage Current at pin 5 in Normal Condition	V ₅ = 10V			10	μА
V _{01, 2} /T	Output Voltage Thermal Drift			100		ppm/°C
I _{01, 2SC}	Short Circ. Output Current	V _{IN1} = 7V ; V _{IN2} = 10.5V			1.6	Α
		V _{IN1, 2} = 18V (see note 2)			0.7	Α
V _{DISH}	Disable Volt. at Pin 3 High (out 2 active)		2			٧
V _{DISL}	Disable Volt. at Pin 3 Low (out 2 disabled)				0.8	V
IDIS	Disable bias Current at Pin 3	0V < V _{DIS} < 7V	- 100		2	μА
T _{isd}	Junction Temp. for Thermal Shut Down			145		°C

Notes: 1. If the output voltage OUT 1 goes below 4.85V (VOUT – 0.25V) the comparator "a" (see fig. 1) discharges rapidly the capacitor Ce and the Reset output (pin 5) goes at once LOW.

When the voltage at the OUT 1 rises above 4.9V, the voltage at pin 2 increases with this law:

 $ld = \frac{\text{Ce. 2.5V}}{10\mu\text{A}} \quad \text{(see fig. 2)}$

as V2 reach 2.5V the Reset output (pin 5) goes HIGH again. To avoid glitches in the Reset output the second comparator "b" has a large hysteresis (1.9V).

The output short circuit currents are tested one channel at time.During a short circuit a large consomption of power occurs, anyway the thermal protection circuit guarantees the temperature not overcomes high value.

Figure 1.





Figure 2.



CIRCUIT DESCRIPTION

The TDA8133 is a dual voltage regulator with Reset and Disable.

The two regulation parts are supplied from one voltage reference circuit trimmed by zener zap during EWS test.

The outputs stage have been realized in darlington configuration with a drop typical 1.2V.

The disable circuit, switch-off the output 2 if a voltage lower than 0.8V is applied at pin 3.

The Reset circuit controls the voltage at the output 1, if this one decrease below 4.85V provides to generate a reset pulse at pin 5 (open collector) with a certain delay depending by an external capacitor connected at pin 2.

PACKAGE MACHANICAL DATA

HEPTAWATT - PLASTIC PACKAGE

