

## TDA2594 Horizontal Combination

### Product Specification

#### Linear Products

#### DESCRIPTION

The TDA2594 is a monolithic integrated circuit intended for use in color television receivers.

#### FEATURES

- Horizontal oscillator based on the threshold switching principle
- Phase comparison between sync pulse and oscillator voltage ( $\varphi_1$ )
- Internal key pulse for phase detector ( $\varphi_1$ ) (additional noise limiting)
- Phase comparison between line flyback pulse and oscillator voltage ( $\varphi_2$ )
- Larger catching range obtained by coincidence detector ( $\varphi_3$  between sync and key pulse)
- Switch for changing the filter characteristic and the gate circuit (VCR operation)
- Sync separator
- Noise separator
- Vertical sync separator and output stage

- Color burst keying and line flyback blanking pulse generator and clamp circuit for vertical blanking
- Phase shifter for the output pulse
- Output pulse duration for transistor reflection systems
- External switching off of the line trigger pulse
- Output stage with separate supply voltage
- Low supply voltage protection
- Transmitter identification and muting circuit, and vertical sync switch-off


#### APPLICATIONS

- Video processing
- Television receivers
- Video monitors
- Sync separator

#### ORDERING INFORMATION

DESCRIPTION	TEMPERATURE RANGE	ORDER CODE
18-Pin Plastic DIP (SOT-102DS)	-20°C to +70°C	TDA2594N


#### PIN CONFIGURATION



## Horizontal Combination

TDA2594

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
$V_{1-18} = V_S$	Supply voltage at Pin 1 (voltage source)	13.2	V
$V_{2-18}$	Supply voltage at Pin 2	18	V
$V_{4-18}$	Voltages Pin 4	13.2	V
$V_{9-18}$	Voltages Pin 9	18	V
$-V_{9-18}$	Voltages Pin 9	0.5	V
$\pm V_{11-18}$	Voltages Pin 11	6	V
$\pm V_{12-18}$	Voltages Pin 12	6	V
$V_{13-18}$	Voltages Pin 13	13.2	V
$I_{2M}, -I_{3M}$	Currents Pins 2 and 3 (transistor driving) (peak value)	400	mA
$I_4$	Current Pin 4	1	mA
$\pm I_6$	Current Pin 6	10	mA
$-I_7$	Current Pin 7	5	mA
$I_9$	Current Pin 9	10	mA
$I_{13}$	Current Pin 13	2	mA
$P_{TOT}$	Total power dissipation	800	mW
$T_{STG}$	Storage temperature range	-25 to +125	°C
$T_A$	Operating ambient temperature range	-20 to +70	°C

## Horizontal Combination

TDA2594

**DC AND AC ELECTRICAL CHARACTERISTICS** at  $V_{1-18} = 12V$ ;  $T_A = 25^\circ C$ ; measured in Block Diagram.

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Typ	Max	
Sync separator (Pin 11)					
V <sub>11-18</sub>	Input switching voltage		0.8		V
I <sub>11</sub>	Input keying current	5		100	μA
I <sub>11</sub>	Input leakage current at V <sub>11-18</sub> = -5V			1	μA
I <sub>11</sub>	Input switching current			5	μA
I <sub>11</sub>	Switch off current	100	150		μA
V <sub>11-18(P-P)</sub>	Input signal (peak-to-peak value)	3		4	V <sup>1</sup>
Noise separator (Pin 12)					
V <sub>12-18</sub>	Input switching voltage		1.4		V
I <sub>12</sub>	Input keying current	5		100	μA
I <sub>12</sub>	Input switching current	100	150		μA
I <sub>12</sub>	Input leakage current at V <sub>12-18</sub> = -5V			1	μA
V <sub>12-18(P-P)</sub>	Input signal (peak-to-peak value)	3		4	V <sup>1</sup>
V <sub>12-18(P-P)</sub>	Permissible superimposed noise signal (peak-to-peak value)			7	V
Line flyback pulse (Pin 6)					
I <sub>6</sub>	Input current	0.02	1		mA
V <sub>6-18</sub>	Input switching voltage		1.4		V
V <sub>6-18</sub>	Input limiting voltage	-0.7		+1.4	V
Switching on VCR (Pin 13)					
V <sub>13-18</sub>	Input voltage	0		2.5 9 to V <sub>S</sub>	V V
-I <sub>13</sub> or: I <sub>13</sub>	Input current			200 2	μA mA
Pulse switching off (Pin 4) For t = 0; input Pin 4 open or V <sub>3-18</sub> = 0					
V <sub>4-18</sub>	Input voltage	5.4		6.6	V
I <sub>4</sub>	Input current		0		μA
Vertical sync pulse (Pin 8) (positive-going)					
V <sub>8-18(P-P)</sub>	Output voltage (peak-to-peak value)	10	11		V
R <sub>8</sub>	Output resistance		2		kΩ
t <sub>ON</sub>	Delay between leading edge of input and output signal		15		μs
t <sub>OFF</sub>	Delay between trailing edge of input and output signal	t <sub>ON</sub>			μs
V <sub>10-18</sub>	Switching off the vertical sync pulse			3	V
Burst key pulse (Pin 7) (positive-going)					
V <sub>7-18</sub>	Output voltage	10	11		V
R <sub>7</sub>	Output resistance		70		Ω
t <sub>P</sub>	Pulse duration; V <sub>7-18</sub> = 7V	3.7	4	4.3	μs
t	Phase relation between middle of sync pulse at the input and the leading edge of the burst key pulse; V <sub>7-18</sub> = 7V	2.15	2.65	3.15	μs
I <sub>7</sub>	Output trailing edge current		2	2	mA
V <sub>7-18</sub>	Saturation voltage during line scan			1	V

## Horizontal Combination

## TDA2594

DC AND AC ELECTRICAL CHARACTERISTICS (Continued) at  $V_{1-18} = 12V$ ;  $T_A = 25^\circ C$ ; measured in Block Diagram.

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Typ	Max	
Line flyback-blanking pulse (Pin 7) (positive-going)					
$V_{7-18}$	Output voltage	4.1		4.9	V
$R_7$	Output resistance		70		$\Omega$
$I_7$	Output trailing edge current		2		mA
Field flyback/blanking pulse (Pin 7)					
$V_{7-18}$	Output voltage with externally forced in current $I_7 = 2.4$ to $3.6$ mA	2		3	V
$R_7$	Output resistance at $I_7 = 3$ mA		70		$\Omega$
TV transmitter identification output (Pin 9) (open-collector)					
$V_{9-18}$	Output voltage at $I_9 = 3$ mA; no TV transmitter			0.5	V
$R_9$	Output resistance at $I_9 = 3$ mA; no TV transmitter			100	$\Omega$
$I_9$	Output current at $V_{10-18} \geq 3$ V; TV transmitter identified			5	$\mu$ A
TV transmitter identification (Pin 10)					
	When receiving a TV signal, the voltage $V_{10-18}$ will change from $\leq 1$ V to $\geq 7$ V				
Line drive pulse (positive-going)					
$V_{3-18(P-P)}$	Output voltage (peak-to-peak value)		10		V
$R_3$	Output resistance for leading edge of line pulse for trailing edge of line pulse		2.5 20		$\Omega$ $\Omega$
$t_p$	Pulse duration (transistor driving) $V_{4-18} = 0$ to $3.5$ V; $-I_4 \geq 200\mu$ A; $t_{FP} = 12\mu$ s			$14 + t_D$	$\mu$ s <sup>2</sup>
$V_{1-18}$	Supply voltage for switching off the output pulse		4		V
Overall phase relation					
$\Delta t$	Phase relation between middle of sync pulse and the middle of the flyback pulse		2.6		$\mu$ s <sup>3</sup>
	The adjustment of the overall phase relation and consequently the leading edge of the line drive pulse occurs automatically by phase control $\varphi_2$ .				
$\Delta I / \Delta t$	If additional adjustment is applied, it can be arranged by current supply at Pin 5, such that: supplying current		30		$\mu$ A/ $\mu$ s

## Horizontal Combination

## TDA2594

**DC AND AC ELECTRICAL CHARACTERISTICS** (Continued) at  $V_{1-18} = 12V$ ;  $T_A = 25^\circ C$ ; measured in Block Diagram.

SYMBOL	PARAMETER	LIMITS			UNIT
		Min	Typ	Max	
Oscillator (Pins 16 and 17)					
V <sub>16-18</sub>	Threshold voltage low level		4.4		V
V <sub>16-18</sub>	Threshold voltage high level		7.6		V
±I <sub>16</sub>	Charging current		0.47		mA
f <sub>O</sub>	Frequency; free running (C <sub>OSC</sub> = 4.7nF; R <sub>OSC</sub> = 12kΩ)		15.625		kHz
Δf <sub>O</sub>	Spread of frequency			± 5	% <sup>6</sup>
Δf <sub>O</sub> /ΔI <sub>17</sub>	Frequency control sensitivity		31		Hz/μA
Δf <sub>O</sub>	Adjustment range of network in circuit (Block Diagram)		± 10		%
$\frac{\Delta f_O/f_O}{\Delta V/V_{NOM}}$	Influence of supply voltage on frequency; reference at V <sub>S</sub> = 12V			± 0.05	% <sup>6</sup>
Δf <sub>O</sub>	Change of frequency when V <sub>S</sub> drops to 5V; reference at V <sub>S</sub> = 12V			± 10	% <sup>6</sup>
TC	Temperature coefficient of oscillator frequency			± 10 <sup>-4</sup>	K <sup>-1</sup> % <sup>6</sup>
Phase comparison φ <sub>1</sub> (Pin 15)					
V <sub>15-18</sub>	Control voltage range	4.1		7.9	V
±I <sub>15M</sub>	Control current (peak value)	1.8		2.2	mA
I <sub>15</sub>	Output leakage current at V <sub>15-18</sub> = 4.3 to 7.7V			1	μA
R <sub>13</sub> R <sub>13</sub>	Output resistance at V <sub>15-18</sub> = 4.3 to 7.7V <sup>4</sup> at V <sub>15-18</sub> ≤ 4.1V or ≥ 7.9V <sup>5</sup>	high ohmic low ohmic			
	Control sensitivity		2		kHz/μs
Δf	Catching and holding range (82kΩ between Pins 15 and 17)		± 680		Hz
Δ(Δf)	Spread of catching and holding range		± 12		% <sup>6</sup>
Phase comparison φ <sub>2</sub> and phase shifter (Pin 5)					
V <sub>5-18</sub>	Control voltage range	5.4		7.6	V
±I <sub>5M</sub>	Control current (peak value)		1		mA
R <sub>5</sub>	Output resistance at V <sub>5-18</sub> = 5.4 to 7.6V <sup>4</sup>	high ohmic			
I <sub>5</sub>	Input leakage current at V <sub>5-18</sub> = 5.4 to 7.6V			5	μA
t <sub>D</sub>	Permissible delay between leading edge of output pulse and leading edge of flyback pulse (t <sub>FP</sub> = 12μs)			15.5	μs
Δt/Δt <sub>D</sub>	Static control error			0.2	%
Coincidence detector φ <sub>3</sub> (Pin 13)					
V <sub>13-18</sub>	Output voltage	0.5		6	V
I <sub>13M</sub> -I <sub>13M</sub>	Output current (peak value) without coincidence with coincidence		0.1 0.5		mA mA

**NOTES:**

1. Permissible range 1 to 7V.
2.  $t_D$  = switch-off delay of line output stage.
3. Line flyback pulse duration  $t_{FP} = 12\mu s$ .
4. Current source.
5. Emitter-follower.
6. Excluding external component tolerances.