Signetics

TDA2593 Horizontal Combination

Product Specification

Linear Products

DESCRIPTION

The TDA2593 is a monolithic integrated circuit intended for use in color television receivers in combination with TDA2510, TDA2520, TDA2560 as well as with TDA3505, TDA3510, and TDA3520.

FEATURES

- Horizontal oscillator based on the threshold switching principle
- Phase comparison between sync pulse and oscillator voltage (φ₁)
- Internal key pulse for phase detector (φ_1) (additional noise limiting)
- Phase comparison between line flyback pulse and oscillator voltage (φ_2)
- Larger catching range obtained by coincidence detector (φ₃; between sync and key pulse)
- Switch for changing the filter characteristic and the gate circuit (VCR operation)
- Sync separator
- Noise separator
- Vertical sync separator and output stage
- Color burst keying and line flyback blanking pulse generator
- Phase shifter for the output pulse
- Output pulse duration switching
- Output stage with separate supply voltage for direct drive of thyristor deflection circuits
- Low supply voltage protection


APPLICATIONS

- Video monitors
- TV receivers

ORDERING INFORMATION


DESCRIPTION	ESCRIPTION TEMPERATURE RANGE	
16-Pin Plastic DIP (SOT-38)	-20°C to +70°C	TDA2593N

PIN CONFIGURATION



TDA2593

BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
	Supply voltage		T
V _{1 - 16}	at Pin 1 (voltage source)	13.2	V
V ₂₋₁₆	at Pin 2	18	V
	Voltages		}
V ₄₋₁₆	Pin 4	13.2	\ V
± V _{9 - 16}	Pin 9	6	\ V
± V _{10 - 16}	Pin 10	6	V
V _{11 – 16}	Pin 11	13.2	V
	Currents		
1	Pins 2 and 3 (thyristor driving)	650	mA
I _{2M} , −I _{3M}	(peak value)	650	mA
I _{2M} , -I _{3M}	Pins 2 and 3 (transistor driving)	400	mA
12M1 - 13M	(peak value)	400	
14	Pin 4	1	mA
± 16	Pin 6	10	mA
-l ₇	Pin 7	10	mA
111	Pin 11	2	mA_
P _{TOT}	Total power dissipation	800	mW
T _{STG}	Storage temperature range	-25 to +125	°C
TA	Operating ambient temperature range	-20 to +70	°C

TDA2593

DC AND AC ELECTRICAL CHARACTERISTICS at V_{CC} = 12V; T_A = 25°C; measured in Block Diagram.

SYMBOL	PARAMETER	LIMITS			
		Min	Тур	Max	UNIT
Sync separa	ator		•	•	
V ₉₋₁₆	Input switching voltage	7	0.8		٧
l ₉	Input keying current	5		100	μА
l ₉	Input leakage current at V ₉₋₁₆ = -5V			1	μА
lg	Input switching current			5	μА
lg lg	Switch off current	100	150		μА
V9 - 16(P-P)	Input signal (peak-to-peak value)	3		4	V ¹
Noise separ	ator		•		
V _{10 - 16}	Input switching voltage		1.4		٧
I ₁₀	Input keying current	5		100	μА
I ₁₀	Input switching current	100	150		μА
I ₁₀	Input leakage current at V ₁₀₋₁₆ = -5V			1	μА
V _{10 ~ 16(P-P)}	Input signal (peak-to-peak value)	3		4	V ¹
V _{10 ~ 16(P-P)}	Permissible superimposed noise signal (peak-to-peak value)			7	>
Line flyback	c pulse				
16	Input current	0.02	1	2	mA
V ₆₋₁₆	Input switching voltage		1.4		٧
V ₆₋₁₆	Input limiting voltage	-0.7		+1.4	٧
Switching o	n VCR			•	
V ₁₁₋₁₆ V ₁₁₋₁₆	Input voltage	0 to 2.5 9 to V ₁₋₁₆		V V	
-l ₁₁	Input current	200		μA mA	
Pulse durati	ion switch for t = 7μs (thyristor driving)				
V ₄₋₁₆	Input voltage	9.4 to V _{1~16}		V	
14	Input current	200			μА
	ion switch for $t = 14\mu s + t_D$ (transistor driving)			L	
V ₄₋₁₆	Input voltage	0	T	3.5	V
-14	Input current	200	 		μΑ
	ion switch for t = 0; V ₃₋₁₆ = 0 or input Pin 4 open			'	·
V ₄₋₁₆	Input voltage	5.4		6.6	V
14	Input current	1	0	0	μΑ
Vertical syn	c pulse (positive-going)				
V _{8 - 16(P-P)}	Output voltage (peak-to-peak value)	10	11		V
R ₈	Output resistance		2	l	kΩ
ton	Delay between leading edge of input and output signal		15		μs
toff	Delay between trailing edge of input and output signal		ton		μs

TDA2593

DC AND AC ELECTRICAL CHARACTERISTICS (Continued) at $V_{CC} = 12V$; $T_A = 25$ °C; measured in Block Diagram.

0/44001		LIMITS			
SYMBOL	SYMBOL PARAMETER		Тур	Max	UNIT
Burst gating	g pulse (positive-going)				
V _{7 - 16(P-P)}	Output voltage (peak-to-peak value)	10	11		V
R ₇	Output resistance		70		Ω
tp	Pulse duration; V _{7 - 16} = 7V	3.7	4 4.3		μs μs
t	Phase relation between middle of sync pulse at the input and the leading edge of the burst gating pulse; $V_{7-16} = 7V$	2.15	2.65	3.15	μs
17	Output trailing edge current		2		mA
Line flybaci	k-blanking pulse (positive-going)		•		•
V _{7 - 16(P-P)}	Output voltage (peak-to-peak value)	4	5		V
R ₇	Output resistance		70		Ω
l ₇	Output trailing edge current		2		mA
Line drive	pulse (positive-going)				
V _{3 - 16(P-P)}	Output voltage (peak-to-peak value)		10.5		V
R ₃	Output resistance for leading edge of line pulse for trailing edge of line pulse		2.5 20		Ω
tp	Pulse duration (thyristor driving) $V_{4-16} = 9.4$ to V_{1-16} V	5.5	7	8.5	μs
tp	Pulse duration (transistor driving) $V_{4-16} = 0$ to 4V; $t_{FP} = 12\mu s$		14 + t _D		μs ²
V _{1 - 16}	Supply voltage for switching off the output pulse		4		V
Overall pha	se relation				
t	Phase relation between middle of sync pulse and the middle of the flyback pulse		2.6		μs ³
Δt	Tolerance of phase relation			0.7	μs
$\Delta l_5/\Delta t$	The adjustment of the overall phase relation and consequently the leading edge of the line drive occurs automatically by phase control φ_2 . If additional adjustment is applied it can be arranged by current supply at Pin 5		30		μΑ/μς
Oscillator					
V ₁₄₋₁₆	Threshold voltage low level		4.4		V
V ₁₄₋₁₆	Threshold voltage high level		7.6		٧
± 1 ₁₄	Discharge current		0.47		mA
fo	Frequency; free running ($C_{OSC} = 4.7 nF$; $R_{OSC} = 12 k\Omega$)		15.625		kHz
$\Delta f_{O}/f_{O}$	Spread of frequency		< ± 5		%4
$\Delta f_{O}/\Delta l_{15}$	Frequency control sensitivity	-	31		Hz/µA
$\Delta f_{O}/f_{O}$	Adjustment range of network in circuit (see Block Diagram)		± 10	-	%
$\frac{\Delta f_{O}/f_{O}}{\Delta V/V_{NOM}}$	Influence of supply voltage on frequency		< ± 0.05		% ⁴
Δf_O	Change of frequency when V ₁₋₁₈ drops to 5V		< ± 10		%4
	Temperature coefficient of oscillator frequency		< ± 10 ⁻⁴		Hz/°C

TDA2593

DC AND AC ELECTRICAL CHARACTERISTICS (Continued) at $V_{CC} \approx 12V$; $T_A = 25$ °C; measured in Block Diagram.

SYMBOL	PARAMETER	LIMITS			
		Min	Тур	Max	UNIT
Phase com	parison $arphi_1$				
V ₁₃₋₁₆	Control voltage range	3.8	8.2		V
± I _{13M}	Control current (peak value)	1.9	2.3		mA
I ₁₃	Output leakage current at V ₁₃₋₁₆ = 4 to 8V			1	μА
R ₁₃ R ₁₃	Output resistance at $V_{13-16} = 4$ to $8V^5$ at $V_{13-16} < 3.8V$ or $> 8.2V^6$	high ohmic low ohmic			
	Control sensitivity		2		kHz/μs
Δf	Catching and holding range (82k Ω between Pins 13 and 15)		± 780		Hz
$\Delta(\Delta f)$	Spread of catching and holding range		± 10		%4
Phase com	parison $arphi_2$ and phase shifter			<u> </u>	
V _{5 - 16}	Control voltage range	5.4		7.6	V
± I _{5M}	Control current (peak value)		1		mA
R ₅	Output resistance at $V_{5-16} = 5.4$ to $7.6V^7$ at $V_{5-16} < 5.4$ or $> 7.6V$		high ohmic		kΩ
15	Input leakage current $V_{5-16} = 5.4$ to 7.6V			5	μΑ
t _D	Permissible delay between leading edge of output pulse and leading edge of flyback pulse (tFP = 12µs)			15	μs
$\Delta t/\Delta t_D$	Static control error			0.2	%
Colncidenc	e detector $arphi_3$				
V _{11 - 16}	Output voltage	0.5		6	V
I _{11M} -I _{11M}	Output current (peak value) without coincidence with coincidence		0.1 0.5		mA mA
Time const	ant switch				
V _{12 - 16}	Output voltage		6		V
±1 ₁₂	Output current (limited)			1	mA
R ₁₂ R ₁₂	Output resistance at $V_{11-16} = 2.5$ to 7V at $V_{11-16} < 1.5$ V or > 9V		0.1 60		kΩ kΩ
internal ga	ting pulse				
tp	Pulse duration		7.5		μs

NOTES:

- 1. Permissible range 1 to 7V.
- 2. t_D = switch-off delay of line output stage.
- 3. Line flyback pulse duration $t_{FP} = 12\mu s$.
- 4. Excluding external component tolerances.
- Current source.
- 6. Emitter-follower.
- 7. Current source.