


TOSHIBA CMOS DIGITAL INTEGRATED CIRCUIT SILICON MONOLITHIC

TC9438FN **Σ - Δ MODULATION DA CONVERTER WITH BUILT-IN 8-TIMES
OVERSAMPLING DIGITAL FILTER / DYNAMIC DIGITAL BASS BOOST /
ANALOG FILTER**

The TC9438FN is a second-order Σ - Δ modulation system 1-bit DA converter incorporating an 8-times oversampling digital filter, dynamic digital bass boost function for use with compressor operations and an analog filter developed for digital audio equipment.

Because the IC includes an analog filter, it can output a direct analog waveform, thus reducing the size and cost of the DA converter.



SSOP24-P-300-0.65A

Weight : 0.14g (Typ.)

FEATURES

- Built-in 8-times oversampling digital filter
- Low-voltage operations (2.4V) possible
- Built-in digital de-emphasis filter
- Built-in dynamic digital bass boost function
- In serial control mode, output amplitude can be set in 128 steps of resolution using microcontroller commands
- In parallel control mode, soft mute can be set for the output signal in 64 steps in 20ms
- Built-in LR common digital zero detection output circuit
- Sampling frequency : 44.1kHz
- Supports 384fs / 256fs (automatic switching)
- DA converter oversampling ratio (OSR) : 192fs (at 384fs)
- Stereo / monaural output selection possible
- Built-in third-order analog filter
- The digital filter and DA converter characteristics are shown on the next page

980910EBA1

- TOSHIBA is continually working to improve the quality and the reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to observe standards of safety, and to avoid situations in which a malfunction or failure of a TOSHIBA product could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent products specifications. Also, please keep in mind the precautions and conditions set forth in the TOSHIBA Semiconductor Reliability Handbook.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.


Digital Filter

	DIGITAL FILTER	PASSBAND RIPPLE	TRANSIENT BANDWIDTH	ATTENUATION
Standard Operation	8fs	$\pm 0.11\text{dB}$	20k~24.1kHz	- 26dB or less


DA Converter ($V_{DD} = 5.0\text{V}$)

	OSR	NOISE DISTORTION	S / N RATIO
Standard Operation	192fs	- 87dB (Typ.)	94dB (Typ.)
	128fs	- 82dB (Typ.)	88dB (Typ.)


PIN CONNECTION



BLOCK DIAGRAM




PIN FUNCTION

PIN No.	SYMBOL	I/O	FUNCTION	REMARKS
1	V _{DD}	—	Digital block power supply pin	
2	T1	I	Test pin. Always set to "Low" level.	
3	P/ $\bar{S}$	I	Parallel/serial mode select pin	
4	V _{DA}	—	Analog power supply pin	
5	RO	O	Right channel analog signal output pin	
6	GNDA	—	Analog GND pin	
7	VR	—	Reference voltage pin	
8	GNDA	—	Analog GND pin	
9	LO	O	Left channel analog signal output pin	
10	V _{DA}	—	Analog power supply pin	
11	ZD	O	Zero data detection output pin common to left and right channels	
12	GNDD	—	Digital GND pin	
13	MCK	O	System clock output pin	
14	GNDX	—	Crystal oscillator GND pin	
15	XI	I	Crystal oscillator connecting pins.	
16	XO	O	Generate the clock required by the system.	
17	V _{DX}	—	Crystal oscillator power supply pin	
18	LATCH (SM)	I	In serial mode, data latch signal input pin In parallel mode, soft mute control pin	Schmidt input
19	SHIFT (EMP)	I	In serial mode, shift clock input pin In parallel mode, de-emphasis filter control pin	Schmidt input
20	ATT (DBB1)	I	In serial mode, data input pin In parallel mode, dynamic bass boost control pin 1	Schmidt input
21	DBB2	I	In parallel mode, dynamic bass boost control pin 2	
22	DATA	I	Audio data input pin	Schmidt input
23	BCK	I	Bit clock input pin	Schmidt input
24	LRCK	I	LR clock input pin	Schmidt input

DESCRIPTION OF BLOCK OPERATIONS

1. Crystal Oscillator Circuit and Timing Generator

The clock required for internal operations is generated by connecting a crystal and condensers as shown in the diagram below.
The IC will also operate when a system clock is input from an external source through the XI pin (pin 15). However, in this situation, due consideration must be given to the fact that waveform characteristics, such as jitter and rising / falling characteristics of the system clock, significantly affect the DA converter’s noise distortion and the S / N ratio.



Use a crystal with a low CI value and favorable start-up characteristics.
Fig.1 Crystal Oscillator Circuit Configuration (when in the 384fs mode)

The timing generator generates the clocks and process timing signals required for such functions as digital filtering and de-emphasis filtering.

2. Data Input Circuit

DATA and the LRCK are loaded to the LSI internal shift registers on the BCK signal rising edge. It is consequently necessary for the DATA and LRCK signals to be synchronized and input on the BCK signal falling edge as indicated in the timing example below. Also, as DATA has been designed so that the 16 bits before the change point of LRCK are regarded as valid data, the data must be input with Right-justified mode when the BCK is 48fs or 64fs, as shown in Fig.2a.




Fig.2a Example of Input Timing Chart




Fig.2b Example of Input Timing Chart

3. Digital Filter

The 8-times oversampling IIR digital filter eliminates the noise returned from outside the bandwidth during standard operations.

Table 1 Basic Characteristics of Digital Filter

SET MODE	PASSBAND RIPPLE	TRANSIENT BANDWIDTH	ATTENUATION
Standard Operations	$\pm 0.11\text{dB}$	20k~24.1kHz	- 26dB or less

The characteristics of the digital filter frequencies are shown below.




Fig.3. Digital filter frequency characteristics

4. De-emphasis Filter

ON/OFF is controlled in the parallel mode ($P/\overline{S} = \text{"H"}$) with the SHIFT (EMP) pin (pin 19). This is set in the serial mode ($P/\overline{S} = \text{"L"}$) with a microcontroller or other equipment. (Refer to 10-2 Microcontroller setting mode for further details on serial mode settings.)

Table 2 De-emphasis Filter Settings (when in the parallel mode)

SHIFT (EMP) PIN	H	L
De-emphasis Filter	ON	OFF

The digitalization of the de-emphasis filter eliminates the need for such external components as resistors, condensers and analog switches. In addition to this, the coefficients are aligned to reduce error in the de-emphasis filter characteristics.

The filter structure and characteristics are shown below.




Fig.4 IIR Digital De-emphasis Filter




Fig.5 Filter Characteristics

5. Dynamic digital bass boost circuit

ON/OFF for the dynamic digital bass boost is controlled in the parallel mode ($P/\overline{S} = "H"$) with the DBB1 pin (pin 20) and the DBB2 pin (pin 21).

This is set in the serial mode ($P/\overline{S} = "L"$) with a microcontroller or other equipment. (Refer to 10-2 Microcontroller setting mode for further details on serial mode settings.)

A block diagram for the dynamic bass boost circuit is shown in fig.6.




Fig.6 Dynamic Digital Bass Boost Circuit Block

The compressor's compression ratio when in the control mode for the parallel mode is shown below.

Table 3 Compressor Compression Ratio (when in the parallel mode)

DBB MAX	18dB
DBB MID	12dB

The compressor's compression characteristics are as follows:

Table 4 Compressor compression characteristics (when in the parallel mode)

DBB MAX	- 36dB
DBB MID	- 24dB

The compressor I/O characteristics for the dynamic digital bass boost are shown in fig.7.





Fig.7 Dynamic Digital Bass Boost Compressor I/O Characteristics

The bass boost settings when in the parallel mode are shown below.


Table 5 Bass Boost Mode Settings				
	MODE 1	MODE 2	MODE 3	MODE 4
DBB1 (pin 20)	L	L	H	H
DBB2 (pin 21)	L	H	L	H

- MODE 1 : DBB OFF
- MODE 2 : DBB MID
- MODE 3 : DBB MAX
- MODE 4 : DBB MAX + HB

The bus boost characteristics are shown in fig.8.



a) $V_{in} = -36\text{dB}$ input, DBB OFF, $1\text{kHz} = 0\text{dB}$.




b) $V_{in} = -20\text{dB}$ input, DBB OFF, $1\text{kHz} = 0\text{dB}$.

Compressor characteristics

MID : EFS = "L" (- 24dB)

MAX : EFS = "H" (- 36dB)

MAGA : EFS = "H" (- 36dB)



c) $V_{in} = 0\text{dB}$ input, DBB OFF, $1\text{kHz} = 0\text{dB}$.

Compressor's compression characteristics

MID : EFS = "L" (- 24dB)


MAX : EFS = "H" (- 36dB)

MAGA : EFS = "H" (- 36dB)

Fig.8 Dynamic Bass Boost Frequency Characteristics ($V_{DD} = 2.7\text{V}$)

6. DA Conversion Circuit

The IC incorporates a second-order Σ - Δ modulation DA converter for two channels (simultaneous output type). The internal structure of this is shown in fig.9.



$$\text{Second-order } \Sigma\text{-}\Delta \text{ converter : } Y(Z) = X(Z) + (1 - Z^{-1})^2 Q(Z)$$

Fig.9. Σ - Δ modulation DA converter

The Σ - Δ modulation clock has been designed to operate at 192fs (when 384fs). The noise shaping characteristics are shown in fig.10.




Fig.10 Noise Shaping Characteristics

7. Data output circuit

The output circuit is equipped with a third-order analog low-pass filter. This enables direct analog signals to be acquired from the IC's RO (pin 5) and LO (pin 9) output pins.




Fig.11 Analog Filter Circuit

8. Soft Mute Circuit

The IC is equipped with a soft mute function, and this enables a soft mute to be set for the DA converter output by switching the SM pin (pin 18) from the "L" level to the "H" level when in the parallel mode ($P/\bar{S} = "H"$). The soft mute's ON/OFF function and the DA converter output are shown in fig.12.

The Soft mute ON/OFF control function is disabled during level transition.




Fig.12 Changes in The Soft Mute DA Converter Output Level

9. Common left channel/right channel digital zero data detection output circuit

The IC is equipped with a common left channel/right channel digital zero data detection output circuit, and the ZD pin (pin 11) is switched from "L" to "H" when data for both the left channel and the right channel becomes zero data for approximately 350ms or longer.

This is fixed at "L" when the data for the left channel and right channel is not zero data.

10. Description of internal control signals

The $P/\bar{S}$ pin can be used to switch between the parallel mode ($P/\bar{S}$ pin = "H" in DC setting mode) and the serial mode ($P/\bar{S}$ pin = "L" with the microcontroller interface function).

10-1 Parallel mode ($P/\bar{S} = "H"$: DC setting mode)

Pins 18, 19, 20 and 21 are used as the mode setting pins shown in the table below when in the parallel mode.

Table 6 Pin Names at The Parallel Mode

PIN No.	PIN NAME	PIN DESCRIPTION
18	SM	Soft mute control pin
19	EMP	De-emphasis control pin
20	DBB1	Digital bass boost mode control pin 1
21	DBB2	Digital bass boost mode control pin 2

10-2 Serial mode ($P/\bar{S} = "L"$: Microcontroller setting mode)

It is possible to make the various settings with a microcontroller when in the serial mode. Pins 18, 19 and 20 are used as the command input pins shown in the table below when in the serial mode.

Table 7 Pin Names at The Serial Mode

PIN No.	PIN NAME	PIN DESCRIPTION
18	LATCH	Data latch signal input pin
19	SHIFT	Shift clock signal input pin
20	ATT	Data input pin

The LATCH signals and ATT signals are loaded to the LSI internal shift registers on the SHIFT signal rising edge. It is consequently necessary for the data input from the ATT pin on the shift signal rising edge to be valid as indicated in the timing example in fig.13. It is also necessary for the LATCH pulse to rise at least $1.5\mu s$ after the final clock rising edge input from the SHIFT pin. Operating the shift clock with LATCH low destabilizes the internal state, which may lead to malfunctions, so it must therefore be set to the low level after loading D7 to the register.




Fig.13 Example of Data Setting Timing in The Serial Mode

The various control settings when in the serial mode are shown in the table below. Ensure that all control bits are set when the power supply is turned on.

Table 8 Serial Mode Control Settings

SERIAL INPUT DATA	CONTROL SIGNALS			
	MODE 1	MODE 2	MODE 3	
D7	0	1	1	AT6 to AT0 : Attenuation level setting
D6	AT6	0	1	EMP : De-emphasis ON/OFF switch
D5	AT5	EMP	DBB1	MONO, CHS : Stereo / monaural switch
D4	AT4	MONO	DBB2	RLS : LRCK polarity switch
D3	AT3	CHS	DBB3	EFS : Dynamic circuit compression characteristics switch
D2	AT2	RLS	—	DOFF : Dynamic circuit ON/OFF switch
D1	AT1	EFS	TCA	DBB1, DBB2 : Digital bass boost mode setting
D0	AT0	DOFF	TCR	DBB3 : DBB MEGA MAX setting
				TCA : Attack time switch
				TCR : Recovery time switch

10-2-1 Setting mode 1

Serial setting mode 1 is enabled when D7 = "L".

(1) Digital attenuator

The digital attenuation command is enabled when D7 = L. The attenuation data can be set in 128 different ways. The relationship with the command's output is shown below.

Table-9. Attenuation data / audio data output

ATTENUATION DATA AT6~AT0	AUDIO OUTPUT
7F (HEX)	- 0.000dB
7E (HEX)	- 0.069dB
⋮	⋮
01 (HEX)	- 42.076dB
00 (HEX)	- ∞

1 (HEX) to 7E (HEX): The attenuation value is obtained with the following equation.

$$ATT = 20\log(\text{input data} / 127) \text{ dB}$$

Example: When the attenuation data is 7A

$$ATT = 20\log(122 / 127) \text{ dB} = -0.349\text{dB}$$

10-2-2 Setting mode 2

Serial setting mode 2 is enabled when D7 = "H" and D6 = "L".

(1) Digital de-emphasis filter

Controlled with EMP.

Table 10 Digital De-emphasis Filter Setting

EMP	L	H
De-emphasis filter	OFF	ON

(2) Stereo / monaural output channel settings

Set with MONO and CHS.

Table 11 Stereo, Monaural and Channel Select Settings

MONO	L	H	H
CHS	(*)	L	H
L, R-ch output	Stereo output	L-ch monaural output	R-ch monaural output

(*) : "H" or "L"

(3) LRCH (channel clock) polarity switch settings

Set with RLS.

Table 12 LRCK Polarity Switch Settings

RLS	L	H
Data input	R-ch data when LRCK = "L"	L-ch data when LRCK = "L"

(4) Compressor's compression characteristics switch settings

Set with EFS.

Table 13 Compressor Compression Characteristics
(compression ratio) Settings

EFS	L	H
Compressor's compression characteristics	– 24dB	– 36dB
Compressor compression ratio	12dB	18dB

Compressor's compression characteristics and compression ratio are shown in Fig. 7.

(5) Dynamic circuit ON/OFF switch settings

Set with DOFF.

Table 14 Dynamic Circuit ON/OFF Switch Settings

DOFF	L	H
Dynamic circuit	ON	OFF

The dynamic circuit's ON/OFF switch settings become invalid when DBB3 is set to "H" in the following mode 2 settings. The amount of boost when the dynamic circuit is OFF is shown in table-15.

Table 15 Amount of Boost When The
Dynamic Circuit Is OFF

	AMOUNT OF BOOST
MID	10.6dB
MAX	15.2dB

10-2-3 Setting Mode 3

Serial setting mode 3 is enabled when D7 = "H" and D6 = "H".

(1) Digital bass boost mode settings

Set with DBB1, DBB2 and DBB3.

Table 16 Bass Boost Mode Settings

	MODE 1	MODE 2	MODE 3	MODE 4
DBB1	L	L	H	H
DBB2	L	H	L	H
DBB3	L or H	L or H	L or H	L or H

The DBB3 settings are as follows.

DBB3 = "L"

MODE 1 : DBB OFF

MODE 2 : DBB MID

MODE 3 : DBB MAX

MODE 4 : DBB MAX + HB

DBB3 = "H"

MODE 1' : DBB OFF

MODE 2' : DBB MAX

MODE 3' : DBB MEGA MAX

MODE 4' : DBB MEGA MAX + HB

(2) Attack time / recovery time switch settings

Set with TCA for attack time and TCR for recovery time.

Table 17 Attack Time Settings

TCA	L	H
Attack Time	6.3ms	24.3ms

Table 18 Recovery Time Settings

TCA	L	H
Recovery Time	12.3s	24.6s

MAXIMUM RATINGS (Ta = 25°C)

CHARACTERISTICS	SYMBOL	RATING	UNIT
Power Supply Voltage	V _{DD}	-0.3~6.0	V
	V _{DA}	-0.3~6.0	
	V _{DX}	-0.3~6.0	
Input Voltage	V _{in}	-0.3~V _{DD} + 0.3	V
Power Dissipation	P _D	200	mW
Operating Temperature	T _{opr}	-35~85	°C
Storage Temperature	T _{stg}	-55~150	°C


ELECTRICAL CHARACTERISTICS (Unless otherwise specified, Ta = 25°C, V_{DD} = V_{DX} = V_{DA} = 5.0V)
DC Characteristics

CHARACTERISTIC		SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Operating Power Supply Voltage (1)		V _{DD}	—	Ta = -35~85°C	4.5	5.0	5.5	V
		V _{DX}			4.5	5.0	5.5	
		V _{DA}			4.5	5.0	5.5	
Operating Power Supply Voltage (2)		V _{DD}	—	Ta = -25~50°C Operating frequency f _{opr} = 16.9344MHz	2.4	2.7	5.5	V
		V _{DX}			2.4	2.7	5.5	
		V _{DA}			2.4	2.7	5.5	
Current Consumption		I _{DD1}	—	XI = 16.9344MHz V _{DD} = V _{DX} = 5.0V	—	12	20	mA
		I _{DD2}		XI = 16.9344MHz V _{DD} = V _{DX} = 2.7V	—	4.5	5.5	
Input Voltage	"H" Level	V _{IH}	—		V _{DD} × 0.7	—	V _{DD}	V
	"L" Level	V _{IL}			0	—	V _{DD} × 0.3	
Input Current	"H" Level	I _{IH}	—		-10	—	10	μA
	"L" Level	I _{IL}						

AC Characteristics (oversampling ratio = 192fs)

CHARACTERISTIC	SYMBOL	TEST CIR-CUIT	TEST CONDITION	MIN	TYP.	MAX	UNIT
Noise Distortion	THD + N1	1	1kHz sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 5.0V$	—	− 87	− 80	dB
	THD + N2		1kHz sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 2.7V$	—	− 82	− 78	
S / N ratio	S / N	1	$V_{DD} = V_{DX} = V_{DA} = 5.0V$	88	94	—	dB
	S / N		$V_{DD} = V_{DX} = V_{DA} = 2.7V$	85	90	—	
Dynamic Range	DR	1	1kHz sine wave, − 60dB input conversion	85	90	—	dB
Crosstalk	CT	1	1kHz sine wave, full-scale input	—	− 90	− 80	dB
Analog Output Level 1	Aout 1	1	1kHz sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 5.0V$	—	1250	—	mV _{rms}
Analog Output Level 2	Aout 2	1	1kHz sine wave, full-scale input $V_{DD} = V_{DX} = V_{DA} = 2.7V$	—	670	—	mV _{rms}
Operating Frequency	f _{opr}	—	$V_{DD} = V_{DX} = V_{DA} \geq 4.5V$	11	16.9344	—	MHz
Input Frequency	f _{LR}	—	LRCK duty cycle = 50%	—	44.1	—	kHz
	f _{BCK}		BCK duty cycle = 50%	1.4	2.1168	2.9	MHz
Rise Time	t _r	—	LRCK, BCK pins (10% to 90%)	—	—	15	ns
Fall Time	t _f			—	—	15	
Delay Time	t _d	—	BCK $\overline{\text{L}}$ edge → LRCK, DATA	—	—	50	ns

- Test circuit 1 : With the use of a sample application circuit




SG : Anritsu : MG-22A or equivalent
LPF : Shibasoku : Built-in 725C distortion factor gauge filter
Distortion : Shibasoku : 725C or equivalent

PARAMETER MEASURED	DISTORTION FACTOR GAUGE FILTER SETTING A WEIGHT
THD + N, CT	OFF
S / N, DR	ON


A weight : IEC-A or equivalent

- AC Characteristics Stipulated Point (Input signal stipulation : LRCK, BCK, DATA)



APPLICATION CIRCUIT



The following diagram is for reference purposes only and does not guarantee operations.



SSOP24-P-300-0.65A

The drawing shows a rectangular package with pins numbered 1 through 12 along the bottom edge and 13 through 24 along the top edge. A circular feature is located in the bottom-left corner of the package body. Dimension lines indicate the following specifications:

- Pin pitch (distance between adjacent pins): 0.325 TYP
- Distance from the left edge of the package to the center of pin 1: 0.65
- Distance from the center of pin 12 to the right edge of the package: 0.22 ± 0.1
- Package width (distance between the centerlines of pins 1 and 12): 0.65
- Package height (distance between the top and bottom edges): 7.6 ± 0.3
- Distance from the top edge to the centerline of the top row of pins: 5.6 ± 0.2
- Distance from the bottom edge to the centerline of the bottom row of pins: 5.6 ± 0.2
- Feature callout: 0.13 (M)



2000-03-01 17/17