TOSHIBA CMOS Digital Integrated Circuit Silicon Monolithic

TC9331F

Audio Digital Signal Processor

The TC9331F digital integrated circuit facilitates real time processing of digital signals in audio equipment for digital filters such as equalizers, dynamic range controllers for compressors and expanders, as well as acoustic field simulators that produce concert hall effects. The TC9331F is a-high speed, high-definition audio digital processor.

Features

- The TC9331F features a 32 bit main bus.
- The TC9331F is capable of both reading from and writing to external sources of RAM data and allows for the simultaneous accumulation, operation, and integration of the data that needs to be processed.

Multiplier/adder: 32 bit \times 16 bit + 51 bit \rightarrow 51 bit

Shifter: +4, +1 bit shift

Accumulator: 51 bit (code extension 4 bit) Work register: 2 registers (32 and 47 bit)

Program RAM: 320 words × 32 bit

Data RAM: 128 words × 32 bit (Mode 1)

(128 words × 16 bit) × 2 (Mode 2)

Coefficient RAM: 320 words \times 16 bit Offset address RAM: 64 words \times 16 bit

• The interface parameters for external RAM sources are as follows

Data word length: Both 16 bit and 32 bit

External RAM: 1 M DRAM, 256 K DRAM, 256 K pseudo-static RAM (PSRAM)

• The following five ports have been made available for use as serial data ports.

Serial data input ports: 2 ports (SDI0, SDI1)


Serial data output ports: 3 ports (SDO0, SDO1, SDO2)

Data word length: Both 16 and 32 bit Data format: 2's complement, MSB first

 The program's settings, coefficient data, and offset data can be made converted through the microprocessor interface.


1

- The CMOS construction of the TC9331F makes high-speed processing possible.
- The TC9331F features a flat, 80 pin package design.




Weight: 1.57 g (typ.)

Pin Connection



2 2002-02-05

Block Diagram



2002-02-05

Description of Pin Functions

Pin No.	Symbol	I/O	Description of Pin Function	1	Remark
1	PEN	I	Parity-check-function-enabling terminal. (H = enable, Sets up the execution of the interface data parity che		Pull-up resistor
2	SYNC	ı	Synchronous signal input terminal. The synchronous signal forcibly resets the program of polarity is set by the microcomputer controller.	counter to "zero", and the	Schmidt input Pull-up resistor
3	ELRI0		LR clock input terminal.	For SDI0 data input	_
4	ELRI1	'	Input terminal for the SDI0/1 data processing LR clock.	For SDI1 data input	_
5	ELRO0		LR clock input terminal.	For SDO0 data output	_
6	ELRO1	1	Input terminal for the SDO0/1/2 data processing LR	For SDO1 data output	_
7	ELRO2		clock.	For SDO2 data output	_
8	EBCI0		Bit clock input terminal.	For SDI0 data input	_
9	EBCI1		Input terminal for the SDI0/1 data processing shift clock.	For SDI1 data input	_
10	EBCO0		Bit clock input terminal.	For SDO0 data output	_
11	EBCO1	ı	Input terminal for the SDO0/1/2 data processing	For SDO1 data output	_
12	EBCO2		shift clock.	For SDO2 data output	_
14	LR	0	LR clock output terminal. (1 fs)		_
15	WCK	0	Word clock output terminal. (2 fs)		_
16	BCK0	0	Bit clock output terminal. (32 fs)		_
17	BCK1	0	Bit clock output terminal. (64 fs)		_
18	SDI0		Serial data input terminals.	anut data lanatha ta ha	_
19	SDI1	'	The microcomputer controller allows 32 bit or 16 bit is selected.	nput data lengths to be	_
20	SDO0		Serial data output terminals.		_
21	SDO1	0	The microcomputer controller allows 32 bit or 16 bit of selected.	output data lengths to be	_
22	SDO2	0	Serial data output terminal. Outputs 16 bit data.		_
24~31	A15~A8	0	External RAM address output terminals. Generally used when in the pseudo-static RAM mode, mode, this terminal is set at "L". Note, however, that A8 is used for output addressing Dram (4 bit × 256 K) mode.	_	
33~40	A7~A0	0	External RAM address output terminals. In the dynamic RAM mode, both the low and column from these terminals.	addresses are output	_

Pin No.	Symbol	I/O	Description of Pin Function			Remark		
			Data input/outpu	Data input/output to and from the external RAM source.				
42~49	IO0~IO7		Data Length	I/O0~I/O7		I/O8~I/O15	Pull-up resistor	
		I/O	16 bit	Low priority 8 bin (D ₇ ~D ₀)	t	High priority 8 bit (D ₁₅ ~D ₈)		
52~59	IO8~IO15		32 bit	Low priority 16 b (D ₂₃ ~D ₁₆)/(D ₇ ~D	it o)	High priority 16 bit (D ₃₁ ~D ₂₄)/(D ₁₅ ~D ₈)	Pull-up resistor	
	RC0~RC3		[Pseudo-st	atic RAM mode]		[Dynamic RAM mode]	_	
61	RC0	0		ip enable signal tput terminal.	RAS:	Low address strobe output terminal.	_	
62	RC1	0	Not in use.		CAS:	Column address strobe output terminal.	_	
63	RC2	0		tput enable/refresh nal output terminal.	ŌE:	Output enabling signal output terminal.	_	
64	RC3	0		ad/write signal output minal.	WTITE	: Read/write signal output terminal.	_	
65	RST	I	Reset signal inpu	ıt terminal.			Pull-up resistor	
66	HALT	I	rendered as NOF	e, the program counte	r is stop	ped and instructions are	Schmidt input Pull-up resistor	
67	OVF	0	Overflow output the Activates "L" when	Overflow output terminal. Activates "L" when an overflow occurs during operations.				
68	CS	I	Chip selection significant with the "CS"	gnal terminal. is in an "L" 's active, da	ata can	oe transferred from the CPU.	Schmidt input.	
69	IFCD	ı	active, the termin	Microcomputer command or data input mode selection terminal. When "H" is active, the terminal acts as a command selection terminal; when "L" is active, it acts as a data input selection terminal.				
70	IFCK	I	Shift clock input	Shift clock input terminal for microcomputer data processing.				
71	IFDT	1	Microcomputer d Receives comma LSB first.	ata processing input te ands and data to which	erminal. one pa	rity bit has been added at the	Schmidt input.	
72	ACK	0		tput terminal for the mi owledge signal when th		outer. nand and data parity are	Open drain output. Pull-up resistor	
73	DCHK	0	At the same time	ation mode, the termin	ed, the	terminal outputs the received sends out an "L", the break	Open drain output. Pull-up resistor	
74~76	TES0~ TES2	I	Test terminal. Usually used in a	an "H", or open, positio	n.		Pull-up resistor	
78	XI	I	Crystal oscillator	connection terminal				
79	хо	0	Stystal oscillator	Crystal oscillator connection terminal.			<u>+ 101 + </u>	
23 50 77	V _{DD}	_	Power supply terminal.			_		
13 32 41 51 60 80	V _{SS}	_	Ground terminal.					

Operating Instructions

1. Timing sequence generating circuit.

(1) Crystal-controlled oscillator circuit

An internal operations clock can be created by connecting a crystal-controlled oscillator (30.72 MHz), condenser, and resistor in the manner shown in Figure 1 below.

An alternative method would be to connect a external clock to the XI terminal as shown in Figure 2 below.




Figure 1 (a) Self excited crystal oscillator

For external clock purposes, a crystal with a good starting potential and low CI value is recommended.




Figure 1 (b) External clock Input

(2) The generating circuit for the audio data input/output clock (channel clock and bit clock)

Both internal generating and external input modes are available for 16/32 bit serial data input/output channel (LR, ELRI0-1, and ELRO0-2) and bit (BCK0, EBCI0-1, EBCO0-2) clocks.

As shown in Figure 1 (b), the channel clock is selected by LROS0-2 and LRIS0-1, and the bit clock by BCOS0-1, BCIS0-1, and BCKS of control register 2, respectively.

Both 16 bit and 32 bit outputs are available in internal clock generation mode (SDO2 is bypassed). The mode setup is accomplished through the microcomputer interface (control register 2).

(For further details please refer to the Explanation of the Microcomputer Interface Control Register Functions.)

The data input (SDI1 and SDI0) channel clock and bit clock are selected by LRIS1 and LRIS0, and BCIS1 and BCIS0 of control register 2, respectively.

Tables 1 (a) and 1 (b) below provide details regarding the data input (SDI1 and SDI0) modes.

Table 1 (a) The (SDI1) data input channel clock and bit clock modes

Control Register 2 (CNT-R2)		Data Input Applications (SDI1)		
LRIS1	BCIS1	Channel Clock/Bit Clock	Data Bit Count	
0	0	Internally generated TGLR/(TG32/TG64)	16 bit	
0	1	Internally generated TGLR/(TG32/TG64)	32 bit	
1	Х	External input ELRI1/EBCI1		

Table 1 (b) The (SDI0) data input channel clock and bit clock modes

Control Register 2 (CNT-R2)		Data Input Applications (SDI1)	
LRIS0	BCIS0	Channel Clock/Bit Clock	Data Bit Count
0	0	Internally generated TGLR/(TG32/TG64)	16 bit
0	1	Internally generated TGLR/(TG32/TG64)	32 bit
1	X	External input ELRI0/EBCI0	_

The data output (SDO1 and SDO0) channel clock and bit clock are selected by LROS1 and LROS0, and BCOS1 and BCOS0 of control register 2, respectively.

Tables 2 (a) and 2 (b) below provide details regarding the data output (SDO1 and SDO0) modes.

Table 2 (a) The (SDO1) data output channel clock and bit clock modes

Control Register 2 (CNT-R2)		Data Input Applications (SDO1)	
LROS1	BCOS1	Channel Clock/Bit Clock	Data Bit Count
0	0	Internally generated TGLR/TG32	16 bit
0	1	Internally generated TGLR/TG64	32 bit
1	X	External input ELRO1/EBCO1	

Table 2 (b) The (SDO0) data output channel clock and bit clock modes

Control Register 2 (CNT-R2)		Data Input Applications (SDO0)		
LROS0	BCOS0	Channel Clock/Bit Clock	Data Bit Count	
0	0	Internally generated TGLR/TG32	16 bit	
0	1	Internally generated TGLR/TG64	32 bit	
1 X		External input ELRO0/EBCO0	_	

The LR and BCK terminals as well as the SDO2 channel clock and bit clock are selected from BCKS, TOS, and LROS2 of control register 2.

The data output (SDO2), LR, and BCK terminal output modes are shown in Table 3 below.

Table 3 LR and BCK terminal output, and (SDO2) data channel clock and bit clock modes

	Control Register 2 (CNT-R2)		LR Terminal Output/BCKO Terminal Output	Data Output (SDO2)	
BCKS	TOS	LROS2	Channel Clo	ock/Bit Clock	
0	0	0	Internally generated TGLR/TG32	Internally generated TGLR/TG32	
0	0	1	Internally generated TGLR/TG32	External input ELRO2/EBCO2	
0	1	0	External input ELRO2/EBCO2	Internally generated TGLR/TG32	
0	1	1	External input ELRO2/EBCO2	External input ELRO2/EBCO2	
1	0	0	Internally generated TGLR/1/2 frequency of EBCO2	Internally generated TGLR/1/2 frequency of EBCO2	
1	0	1	Internally generated TGLR/1/2 frequency of EBCO2	External input ELRO2/1/2 frequency of EBCO2	
1	1	0	External input ELRO2/1/2 frequency of EBCO2	Internally generated TGLR/1/2 frequency of EBCO2	
1	1	1	External input ELRO2/1/2 frequency of EBCO2	External input ELRO2/1/2 frequency of EBCO2	

7




Figure 2 The data input/output clock selection circuit

2. The data input and data output circuits

(1) Data input circuit

(1-1) Data input circuit

The input data is conveyed as a 2's complement expression and corresponds to the padding following the MSB first. The SIR1 and SIR0 input register can be selected for 16 or 32 bit data count applications. The timing signals of the SDI1 and SDI0 input data can be input both independently and externally to the channel clock (LRCK) and bit clock (BCK) . Note that internally generated modes are also available for the LRCK and BCK. The rising and falling of the LRCK trailing edge is first detected and then the input data is received internally.

(1-2) Data input format

- Refer to Figures 3 and 4 (a) when the input data is 16 bit/ch. When the BCK is at least 32 fs but not more than 64 fs, the data is received later from the padding.
- When the input data is at least 17 bit but not more than 32 bit, refer to Figures 4 (b) and 4 (c). The input register should be set up for 32 bit processing. As shown in Figures 4 (b) and 4 (c), data is put into the padding and the priority bit modified before inputting. In order to input data before it is put into the padding, the input register must be set for 32 bit and, as shown in Figure 5, the remaining data must be reset to "zero".

8




Figure 3 Serial data input timing (16 bit)




Figure 4 (a) Serial data input timing (32 bit)




Figure 4 (b) Serial data input timing (32 bit)

σ

2002-02-05




Figure 4 (c) Serial data input timing (32 bit)




Figure 5 Serial data input timing (32 bit)

10

2002-02-05

(2) Data output circuit

(2-1) Data output circuit

The output data is conveyed as a 2's complement expression and is the pre-padded data of the MSB first. The SOR2 is a 16 bit fixed register while the SOR1 and SOR0 can be selected as either 16 bit or 32 bit registers. The timing signals of the SDO2, SDO1 and SDO0 output data can be input both independently and externally to the channel clock (LRCK) and bit clock (BCK). Note that internally generated modes are also available for the LRCK and BCK. The rising and falling of the LRCK trailing edge is first detected and then the data is output to the PISO register.

(2-2) Data output format

The output data from the MSB database is either 16 or 32 bit. When the BCK is equal to 32 fs, the output data is in the format shown in Figure 6. When the BCK is 64 fs, as shown in Figure 7 (a), data past the 16th bit of SDO2 is first modified then output by the LSB. Note that the data past the 16th bit may also be modified and output by the secondary channel data LSB, depending on the program's processing content. When the BCK input (EBCO2) of the SDO2 is set to 64s, a clock may be set to one half the value in the BCK. In this instance, the output format will be as shown in Figure 6. The output formats for SDO1 and SDO0 are as shown in Figure 7 (b). The output for the LR and BCK0 terminals can be selected for either internally generated signals or externally inputted signals.

Consequently, the LR and BCK0 output can be used as A/D and D/A converter timing signals. When the DIR (digital audio I/F receiver) is in use, the LR and BCK0 are set up to receive external input signals (ELRO2 and EBCO2) and to provide the D/A converter timing signals. When the BCK of the DIR is 64 fs, and an applicable BCK of 32 fs is desired, the mode setting and BCK input are externally output from the BCK0 at 1/2 the clock rate. This BCK0 output can be used as a D/A converter timing signal by inputting the BCK0 output to the EBCO1 and EBCO0.

When an A/D converter is use, the internally generated signals are used as D/A converter timing signals.




Figure 6 Serial data output timing (16 bit)




Figure 7 (b) Serial data output timing (32 bit)

12

2002-02-05

3. Microcomputer interface circuit

Through the \overline{CS} , IFCD, IFCK, IFDT, and (\overline{ACK} and DCHK) terminals, the TC9331F transfers synchronized serial data between itself and the host microcomputer.




Figure 8 Microcomputer interface block structure




Figure 9 The relationship between the host microcomputer and the TC9331F

(1) Data transfer format

When idle, the $\overline{\text{CS}}$, IFCD, IFCK, and IFDT signals are set to "H". The standard unit of data transferred from the host microcomputer is an 8 bit (1 byte) unit to which an odd, 1 bit parity has been added. However, when a parity check is not conducted, a dummy bit is substituted. There are two types of transfer data: single-byte command words and one to four-byte data words. The number of data word bytes depends on the command byte. The data is transferred from the LSB first and the dummy bit at the MSB end of the transferred data is set to "0". The microcomputer interface terminal signals and their functions are listed below.

CS signal (input): Activation signal for TC9331F data reception

IFCD signal (input): Signal used to differentiate command words from data words.

IFCK signal (input): Shift clock for the data signal.

IFDT signal (input): Data signal.

ACK signal (output): The acknowledge signal for the results of the parity check.

DCHK signal (output): Synchronizes the data signal with the TC9331F system clock and outputs

the data at the rise of the IFCK trailing edge.

The host microcomputer is able to check for data transfer errors using the \overline{ACK} and DCHK signals. The 12 different (write) commands that may be used by the host microcomputer to control the TC9331F are listed in Table 4 below.

Table 4 Command words

Command Word	Data Word (e	exclude parity)	Data Is Written to the Following	
(HEX)	Length of Bit Used Transfer Byte Length		Address	
0F	15	2	CNT-R2	
0E	8	1	CNT-R1	
0D	8	1	CNT-R0	
0C	9	2	STAD-R	
0B	5	1	TXW-R	
0A	32	4	PRAM	
09	16	2	CRAM	
08	16	2	OFRAM	
07	32	4	RM-R	
06	3	1	XINT-R	
05	5	1	XRMD-R	
04	9	2	BRKA-R	
03				
02			Not assigned	
01	_	_	Not assigned	
00				

- (2) the control register and the I/F dedicated register
 - (2-1) Control register 2 (CNT-R2)

(*: Default value)

		1					(*: Detault value)
Bit	Symbol				Function		
14	LRIS1			annel clock and bit clock for	the audio serial data input	0*	Internally generated
14	LNIST	from th	e SDI1	terminal.		1	Externally generated
13	BCIS1			count for the audio serial da	ata input from the SDI1	0*	16 bit
10	Bolo	termina	al.			1	32 bit
12	LRIS0			annel clock and bit clock for	the audio serial data input	0*	Internally generated
	211100	from th	e SDI0	terminal.		1	Externally generated
11	BCIS0			count for the audio serial da	ata input from the SDI0	0*	16 bit
	20.00	termina	al.			1	32 bit
10	LROS2			annel clock and bit clock for	the audio serial data output	0*	Internally generated
	LINOOL	from th	e SDO2	2 terminal.		1	Externally input
9	LROS1				the audio serial data output	0*	Internally generated
	EROOT	from th	e SDO1	terminal.		1	Externally input
8	BCOS1			clock for the audio serial da	ta output from the SDO1	0*	16 bit (TG32)
	20001	termina	al.			1	32 bit (TG64)
7	LROS0			annel clock and bit clock for	the audio serial data output	0*	Internally generated
,	LINOGO	from th	e SDO0	terminal.		1	Externally input
6	BCOS0			clock for the audio serial da	ta output from the SDO0	0*	16 bit (TG32)
	20000	termina	al.			1	32 bit (TG64)
		Selects output.	the mo	ode for the SDO2 terminal bi	t clock output for the LR term	inal a	and BCK terminal
		BCKS	TOS	LR terminal output	BCK terminal output	SDC	02 bit clock
5	BCKS	0*	0*	Internally generated (TGLR)	Internally generated (TG32)	Sele	ection made at LROS2
4	TOS	0	1	ELRO2 input signal	EBCO2 input signal	Sele	ection made at LROS2
		1	0	Internally generated (TGLR)	1/2 frequency of EBCO2 input signal		requency of EBCO2 t signal
		1	1	ELRO2 input signal	1/2 frequency of EBCO2 input signal		requency of EBCO2 t signal
3	SYNCS		o select		ed or externally input (SYNC	0*	Internally generated (TGLR)
		terrinie	ar) mode	.		1	External input
2	SYNCP	Selects the SVNC signal polarity				0*	Rise
	311101	Selects the SYNC signal polarity.					Fall
1	SYNCR1	Resets	the cos	efficient pointer (CP) at each	SYNC signal	0*	Run
	31110111	103013		moion pointer (or) at each	OTTO digital.	1	Prohibit
0	SYNCR0	Resets	the offs	set address pointer (OFP) at	each SYNC signal	0*	Run
	31110110	103013	and one	or addices pointer (or i) at	. odon o mo olgilal.	1	Prohibit



(2-2) Control register 1 (CNT-R1)

(*: Default value)

Bit	Symbol	Function				
7	PCMON	The program counter values are output at terminals IO15∼IO7. (The		Prohibit		
,	1 OWOIN	external RAM is placed on standby.)	1	Run		
6	ACMP	When the CRAM or OFRAM pointer values coincide with the rewrite	0*	Prohibit		
Ü	AOWII	counter address, data in both RAM are rewritten.	1	Run		
5	CKSL	Selects the XI oscillation (input) clock frequency.		XI = 640 fs		
ľ	CROL			XI = 512 fs		
4	PS	Selects the externally attached RAM type (PSRAM or DRAM).		PSRAM		
-	1 3			DRAM		
3		Not assigned.		_		
ľ				_		
2	DSL	Selects the internal DBUS data that will access the externally attached RAM source (high priority 16/32 bit).	0*	High priority 16 bit (DB16)		
		RAW Source (high phonty 16/32 bit).		32 bit (DB32)		
1	IOS	Selects an 8 bit or a 16 bit access mode for the external RAM source.	0*	16 bit/access (IO16)		
ı	100	Selects an o bit or a 16 bit access mode for the external RAM source.		8 bit/access (IO8)		
0	XSEP	Partitions the externally attached RAM into delay and data table	0*	Prohibit		
	AGLI	domains.		Run		

(2-3) Control register 0 (CNT- R0) (Note 1)

(*: Default value)

Bit	Symbol	Function					
		The active switch is turned to the "on" position when the program is loaded. During this active state, instructions are placed in an NOP	0*	On			
7	PRGALL	condition. When the switch is turned from the "on" position to the "off" position, the XINT and RMRF ignore flags are reset.	1	Off			
6	BRKRQ	Once the program break address (BRKA) has been established,	0*	Off			
U	DIVINIQ	setting BRKRQ to "1" will activate the break.	1	On			
5	INMT	Sets the SDI0 and SDI1 terminal input to "0" mute.		Mute off			
	IINIVII	sets the obloand oblit terminal input to o mute.		Mute on			
4	OUTMT2	Sets the SDO2 terminal output to "0" mute.	0	Mute off			
-	OUTWITZ	octs the oboz terminal output to a mate.		Mute on			
3	OUTMT1	Sets the SDO1 terminal output to "0" mute.	0	Mute off			
3	OUTWITT	Sets the SDOT terminal output to 0 mate.	1*	Mute on			
2	OUTMT0	Sets the SDO0 terminal output to "0" mute.	0	Mute off			
	COTWITO	Sets the SDO0 terminal output to 0 mute.		Mute on			
	VOL D	Trigger bit that clears the externally attached RAM delay domain to	0*	Trigger off			
1	XCLR	"0". Once the clearing operation has been initiated, the bit is reset to a trigger "off" position (XCLR = 0).		Trigger on			
0	XSTBY	Places the externally attached RAM on standby.		Standby off			
	AGIBI			Standby on			

Note 1: The CNT-RO data is latched via a SYNC signal.

(2-4) The I/F dedicated register (Note 2)

Symbol	Function				
STAD	The STAD is a presentable up-counter used in setting the starting address for writing data and programs in the PRAM, CRAM, and OFRAM. (9 bit)				
TXW	The TXW register is responsible for setting the rewrite data count (max 32 words) for the CRAM and OFRAM when ACMP is in the 1 (CNT-R1) mode. (5 bit)				
RMR	The RMR register temporarily retains data to be written to the PRAM, CRAM, OFRAM until it receives subsequent data (32 bit). The RMR also acts as the source register for the data bus.				
XINT	The XINT register sets up the IFF2~0, which act as conditional field flags. (3 bit)				
	The XRMD register sets the following:				
XRMD	In the XSEP mode, sets the domains for the delay and table data partitions in the externally attached RAM.				
	Sets the access frequency for the externally attached RAM.				
	3. Sets set to use or not use the × 4 bit 1M DRAM (5 bit) to active or inactive.				

Note 2: The RMR and XINT data are latched via a SYNC signal.

(3) The data transmission process.

When the $\overline{\text{CS}}$ signal is set to "L" or activated, data is transmitted in command word (1 byte) and data word (1 to 4 byte) sets. Somewhat similar to the program, coefficient, and offset address processes, the command word becomes unnecessary when data bits using the same command word are transmitted successively; only the data word needs to be transmitted. In these situations, the IFCD signal is set to "L" prior to the $\overline{\text{CS}}$ signal.

(4) The internal RAM (PRAM, CRAM, OFRAM) data transmission process

The STAD-R, which sets the starting address for the writing process, adds a +1 increment to the address after writing each data unit. The internal RAM units that can utilize the buffer RAM (32 words × 16 bits) are the CRAM and OFRAM. For them to do so, the coefficient and offset addresses must be rewritten in successively increasing increments of +1. For example, the coefficient address of the secondary IIR in the equalizer must be successively arranged from 5 single-precision units to 10 multiple-precision units. The buffer RAM is used when altering the individual characteristics of the filter. These coefficients can be rewritten within a single sampling period.

Ex. Rewriting the offset data coefficient in the buffer RAM

When the targeted rewrite coefficient addresses are set at 30, 31, 32, 33, and 34, the following takes place.

When the targeted coefficient RAM addresses are arranged in succession, as shown in the example below, the buffer RAM can be rewritten.

```
\cdots, 29, 30, 31, 32, 33, 34, 35, 36, \cdots (or)
```

 \cdots , 29, <u>30</u>, 36, <u>31</u>, <u>32</u>, 28, 29, <u>33</u>, <u>34</u>, 35, 36, \cdots

When the targeted coefficient RAM addresses are randomly arranged, as shown in the example below, the buffer RAM cannot be rewritten.

```
\cdots, 29, 30, 31, 34, 33, 32, 35, 36, \cdots
```

- Setting up the data in the PRAM (Program RAM)
 - 1. The write starting address is set in the STAD-R (command: 0CH).
 - 2. An "OAH" command is transmitted and the PRAM write-to flag is triggered.
 - 3. Only the 32 bit program code data is continued and the necessary steps are transmitted.
- Setting up the data in the CRAM (coefficient RAM) and OFRAM (offset RAM)
 - (a) The buffer RAM is not in use (The ACMP of the CNT-R1 is set to "0").
 - 1. The write starting address is set in the STAD-R (command: 0CH).
 - An "09H" or "08H" command is transmitted and the CRAM or OFRAM write-to flag is triggered.
 - 3. Only the 16 bit coefficient or offset data is continued and the necessary steps are transmitted.
 - (b) The buffer RAM is in use (the ACMP of the CNT-R1 is set to "1").
 - 1. The write starting address is set in the STAD-R (command: 0CH).
 - 2. The data coefficient-1 stored in the buffer RAM is set to the TXW-R.
 - An "09H" or "08H" command is transmitted and the CRAM or OFRAM write-to flag is triggered.
 - Only the 16 bit coefficient or offset data is continued and the necessary steps are transmitted.





Figure 10 A sample of the microcomputer timing control


Register	Command Word (HEX)	Bit Length Used	Transmitted Bit Length
CNT-R2	0F	15	2
CNT-R1	30	8	-
CNT-R0	<u> </u>	8	1
STAD-R	00	6	2
TXW-R	80	2	1
PRAM	0A	32	4
CRAM	60	16	2
OFRAM	80	16	2
RM-R	20	32	4
XINT-R	90	3	_
XRMD-R	90	2	_
BRKA-R	04	6	2

2002-02-05

System Design, Example 1




System Design, Example 2



20

System Design, Example 3



Maximum Ratings (Ta = 25°C)

Characteristics	Symbol	Rating	Unit
Power source voltage	V_{DD}	-0.3~6.0	V
Input voltage	V _{IN}	-0.3~V _{DD} + 0.3	٧
Allowable loss	PD	1250	mW
Operating temperature	T _{opr}	-35~85	°C
Storage temperature	T _{stg}	-55~150	°C

Electrical Characteristics (1) (unless otherwise specified, Ta = 25°C, V_{DD} = 5 V)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Operating source voltage	V_{DD}	_	Ta = -35~85°C	4.5	5.0	5.5	V
Operating source current			f _{opr} = 30.72 MHz (48 kHz × 640 fs)	_	60	100	Л
(no-load, during the crystal oscillation period)	IDD	_	f _{opr} = 24.576 MHz (48 kHz × 512 fs)	_	50	90	mA
Operating frequency range	f _{opr}	_	(Note 3)	4.0	_	37.0	MHz

Note 3: When using it in the range of 29 MHz~37 MHz, the program instruction code which performs data transmission between RAM is use prohibition.

Clock terminals (XI, XO)

Characte	ristics	Symbol	Test Circuit	Test Co	ondition	Min	Тур.	Max	Unit
Input voltage	"H" level	V _{IH1}	_	XI terminal		3.5	_	_	V
input voitage	"L" level	V _{IL1}	_	Ai teililliai	xi terminai		_	1.5	V
Output voltage	"H" level	V _{OH1}	_	I _{OH} = −2.5 mA	XO terminal	2.4		_	V
Output voltage "L" level		V _{OL1}	_	I _{OL} = 2.5 mA	AO terminai	_	_	0.4	V

Input terminal

Characte	ristics	Symbol	Test Circuit	Test Co	ondition	Min	Тур.	Max	Unit
Input voltage	"H" level	V _{IH2}	_		(Note 4)	3.5	_	_	V
input voitage	"L" level	V _{IL2}	_		(14016 4)	_	-	1.5	V
Threshold voltage	"H" level	V _P	_		(Note 5)	_	2.7	_	V
Tilleshold voltage	"L" level	V _N	_		(Note 3)	_	1.6	_	v
Input leakage	"H" level	I _{IH1}	_	V _{IN} = V _{DD}	(Note 4, 5)	_	_	1.0	^
current	"L" level	I _{IL1}	_	V _{IN} = 0 V	(140te 4, 5)	-1.0	_	_	μA

Note 4: ELRI0~1, ELRO0~2, EBCI0~1, EBCO0~2, SDI0~1, TES0~2

Note 5: SYNC, $\overline{\text{RST}}$, $\overline{\text{HALT}}$, PEN, $\overline{\text{CS}}$, IFCD, IFCK, IFDT (Schmidt input terminal)

Electrical Characteristics (2) (unless otherwise specified, Ta = 25°C, V_{DD} = 5 V)

Output terminal

Characte	ristics	Symbol	Test Circuit	Test Co	ondition	Min	Тур.	Max	Unit
Output voltage	"H" level	V _{OH2}	_	I _{OH} = −1 mA	(Note 6)	2.4	_	_	V
Output voltage	"L" level	V _{OL2}	_	I _{OL} = 1 mA	(Note o)	1	1	0.4	v
Output voltage	"H" level	V _{OH3}	_	I _{OH} = −2 mA	(Note 7)	2.4	_	_	V
Output voltage	"L" level	V _{OL3}	_	I _{OL} = 2 mA	(Note 1)	_	_	0.4	v

Note 5: LR, WCK, BCK0~1, SDO0~2

Note 6: A0~A15, RC0~RC3

Three state input/output terminal (IO0~IO15)

Characte	ristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Input voltage	"H" level	V _{IH4}		_	3.5	_	_	V
input voitage	"L" level	V _{IL4}		_	_	_	1.5	V
Output voltage	"H" level	V _{OH4}		I _{OH} = −2 mA	2.4	_	_	V
Output voltage	"L" level	V _{OL4}		I _{OL} = 2 mA	_	_	0.4	V
Output "off"	"H" level	l _{OFH}		V _{OH} = V _{DD}	_	_	5.0	
leakage current	"L" level	I _{OFL}		V _{OL} = 0 V	-5.0	_	_	μΑ

Open drain output terminal (OVF, ACK, DCHK)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
"L" level output voltage	V _{OL5}	_	I _{OL} = 1 mA	_	_	0.4	V
Output open leakage current	l _{OF}	_	$V_{OH} = V_{DD}$	_	_	5.0	μΑ

Pull-up terminal

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Pull-up resistor	RUP	_	(Note 8)	_	100	_	kΩ

Note 8: IO0~IO15, RST, HALT, OVF, PEN, ACK, DCHK

AC Characteristics (1) (unless otherwise specified, Ta = 25°C, $V_{DD} = 5$ V)

External clock input terminal (XI)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
XI clock periodicity	t _{XI}	_	(Note 9)	27	36	250	ns
XI clock "H" period length	t _{XIH}	_	(Note 9)	13.5	18	125	ns
XI clock "L" period length	t _{XIL}	_	(Note 9)	13.5	18	125	ns

Note 9: When using it in the range of 29 MHz~37 MHz, the program instruction code which performs data transmission between RAM is use prohibition.

Reset terminal (RST)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Stand-by time	t _{ST}	_	_	500	_	_	μs
Reset pulse length	t _{RS}	_		10	_	_	μs

Audio serial interface

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
XI-BCK1 transfer time (1)	t _{CK1}	_	C _L = 10 pF	_	25	_	ns
XI-BCK1 transfer time (2)	t _{CK2}	_	C _L = 10 pF	_	25	_	ns
XI-BCK0 transfer time (1)	t _{CK3}	_	C _L = 10 pF	_	25	_	ns
XI-BCK0 transfer time (2)	t _{CK4}	_	C _L = 10 pF	_	25	_	ns
BCK0-WCK transfer time (1)	t _{CK5}	_	C _L = 10 pF	_	5	_	ns
BCK0-WCK transfer time (2)	t _{CK6}	_	C _L = 10 pF	_	5	_	ns
BCK0-LR transfer time (1)	t _{CK7}	_	C _L = 10 pF	_	5	_	ns
BCK0-LR transfer time (2)	t _{CK8}	_	C _L = 10 pF	_	5	_	ns
LR-SDO lag time (1)	t _{SO1}	_	C _L = 10 pF	0	_	40	ns
BCKO-SDO transfer time	t _{SO2}	_	C _L = 10 pF	0	_	40	ns
ELRI-EBCI lag time	t _{EB1}	_	C _L = 10 pF	-55	_	55	ns
ELRO-EBCO lag time	t _{EB2}	_	C _L = 10 pF	-55	_	55	ns
EBCI/O clock period	t _{EBC}	_	C _L = 10 pF	_	350	_	ns
EBCI/O clock "H" period length	t _{EBH}	_	C _L = 10 pF	100	_	_	ns
EBCI/O clock "L" period length	t _{EBL}	_	C _L = 10 pF	100	_	_	ns
SDI data set up time	t _{SIS}	_	C _L = 10 pF	100	_	_	ns
SDI data holding time	tsıн	_	C _L = 10 pF	100	_	_	ns

AC Characteristics (2) (unless otherwise specified, Ta = 25°C, $V_{DD} = 5$ V)

External RAM interface

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
Read/write cycling time	t _{RC}	_	XI = 30.72 MHz C _L = 20 pF	_	330	_	ns
RAS Pulse length	t _{RAS}	_	XI = 30.72 MHz C _L = 20 pF	_	200	_	ns
RAS Precharging time	t _{RP}	_	XI = 30.72 MHz C _L = 20 pF	_	130	_	ns
CAS - RAS Precharging time	t _{CRP}	_	XI = 30.72 MHz C _L = 20 pF	_	60	_	ns
CAS Holding time	t _{CSH}	_	XI = 30.72 MHz C _L = 20 pF	_	260	_	ns
RAS Holding time	t _{RSH}	_	XI = 30.72 MHz C _L = 20 pF	_	130	_	ns
CAS Pulse length	t _{CAS}	_	XI = 30.72 MHz C _L = 20 pF	_	190	_	ns
Low address setup time	t _{ASR}	_	XI = 30.72 MHz C _L = 20 pF	_	60	_	ns
Low address holding time	t _{RAH}	_	XI = 30.72 MHz C _L = 20 pF	_	30	_	ns
Column address setup time	t _{ASC}	_	XI = 30.72 MHz C _L = 20 pF	_	30	_	ns
Column address holding time	t _{CAH}	_	XI = 30.72 MHz C _L = 20 pF	_	190	_	ns
CE Address setup time	t _{ASE}	_	XI = 30.72 MHz C _L = 20 pF	_	60	_	ns
CE Holding time	t _{AHC}	_	XI = 30.72 MHz C _L = 20 pF	_	260	_	ns
RAS Holding time (OE standard)	t _{ROH}	_	XI = 30.72 MHz C _L = 20 pF	_	130	_	ns
OE Pulse length	tOE	_	XI = 30.72 MHz C _L = 20 pF	_	190	_	ns
Write command pulse length	t _{WP}	_	XI = 30.72 MHz C _L = 20 pF	_	190	_	ns
Write command holding time	twсн	_	XI = 30.72 MHz C _L = 20 pF	_	130	_	ns
Data input setup time	t _{DS}	_	XI = 30.72 MHz C _L = 20 pF	_	30	_	ns
Data input holding time	t _{DH}	_	XI = 30.72 MHz C _L = 20 pF	_	290	_	ns
Data input OE access time	toea	_	XI = 30.72 MHz C _L = 20 pF	_	_	100	ns
Data input CE access time	t _{CEA}	_	XI = 30.72 MHz C _L = 20 pF	_	_	100	ns
Data input OE disable time	t _{OHZ}	_	XI = 30.72 MHz C _L = 20 pF	0	_	_	ns
Data input CE disable time	t _{CHZ}	_	XI = 30.72 MHz C _L = 20 pF	0	_	_	ns

25 2002-02-05

AC Characteristics (3) (unless otherwise specified, Ta = 25°C, $V_{DD} = 5$ V)


Microcomputer interface (Note 10)

Characteristics	Symbol	Test Circuit	Test Condition	Min	Тур.	Max	Unit
CS -IFCK delay time	t ₁	_	C _L = 10 pF	2.0	2.5	_	μs
I/F clock periodity	t ₂	_	C _L = 10 pF	4.0	5.0		μs
I/F clock "L" period length	t ₃	_	C _L = 10 pF	2.0	2.5	_	μs
I/F clock "H" period length	t ₄	_	C _L = 10 pF	2.0	2.5	_	μs
DCHK data transfer time	t ₅	_	C _L = 10 pF	_	0.5	_	μs
IFDT data setup time	t ₆	_	C _L = 10 pF	0.5	1.0	_	μs
ACK transfer time (1)	t ₇	_	C _L = 10 pF	_	_	0.5	μs
ACK transfer time (2)	t ₈	_	C _L = 10 pF	_	_	0.5	μs
IFCD-IFCK delay time	t ₉	_	C _L = 10 pF	0.0	_	_	μs
IFCK-IFCD delay time	t ₁₀	_	C _L = 10 pF	0.5	1.0	_	μs
IFCD- CS delay time	t ₁₁	_	C _L = 10 pF	2.0	2.5	_	μs
IFDT-"H" level transition time	t ₁₂	_	C _L = 10 pF	0.0	_	_	μs
CS -DCHK transfer time	t ₁₃	_	C _L = 10 pF	_	_	0.5	μs
CS - ACK transfer time	t ₁₄	_	C _L = 10 pF	_	_	0.5	μs
IFCD- CS transfer time	t ₁₅	_	C _L = 10 pF	2.0	2.5	_	μs
Rising time (tr) Falling time (tf)	t _{r1}	_	LR, WCK, BCK0 BCK1, SDO0~SDO2 C _L = 10 pF	_	_	20	- ns
	t _{f1}	_		_	_	10	
	t _{r2}	_	A0~A15, IO0~IO15 RC0~RC3 C _L = 20 pF	_	_	20	
	t _{f2}	_		_	_	10	
	t _{r3}	_	OVF, ACK, DCHK C _L = 10 pF	_	_	5	
	t _{f3}	_		_	_	60	


Note 10: An AC timing measurement of (V $_{IH}$, V $_{IL}$) (V $_{OH}$, V $_{OL}$) has been used as a standard.

AC Special Measurement Points


1. External clock input terminal



2. Reset terminal



3. Audio serial interface




27 2002-02-05




4. External RAM interface

(1) Read/write cycle timing




(2) RAS ($\overline{\text{CE}}$) refresh cycle timing only




28 2002-02-05

5. Microcomputer Interface


TOSHIBA





Package Dimensions

QFP80-P-1420-0.80A Unit: mm



Weight: 1.57g (typ.)

30 2002-02-05

RESTRICTIONS ON PRODUCT USE

000707EBA

- TOSHIBA is continually working to improve the quality and reliability of its products. Nevertheless, semiconductor devices in general can malfunction or fail due to their inherent electrical sensitivity and vulnerability to physical stress. It is the responsibility of the buyer, when utilizing TOSHIBA products, to comply with the standards of safety in making a safe design for the entire system, and to avoid situations in which a malfunction or failure of such TOSHIBA products could cause loss of human life, bodily injury or damage to property. In developing your designs, please ensure that TOSHIBA products are used within specified operating ranges as set forth in the most recent TOSHIBA products specifications. Also, please keep in mind the precautions and conditions set forth in the "Handling Guide for Semiconductor Devices," or "TOSHIBA Semiconductor Reliability Handbook" etc..
- The TOSHIBA products listed in this document are intended for usage in general electronics applications (computer, personal equipment, office equipment, measuring equipment, industrial robotics, domestic appliances, etc.). These TOSHIBA products are neither intended nor warranted for usage in equipment that requires extraordinarily high quality and/or reliability or a malfunction or failure of which may cause loss of human life or bodily injury ("Unintended Usage"). Unintended Usage include atomic energy control instruments, airplane or spaceship instruments, transportation instruments, traffic signal instruments, combustion control instruments, medical instruments, all types of safety devices, etc.. Unintended Usage of TOSHIBA products listed in this document shall be made at the customer's own risk.
- The products described in this document are subject to the foreign exchange and foreign trade laws.
- The information contained herein is presented only as a guide for the applications of our products. No responsibility is assumed by TOSHIBA CORPORATION for any infringements of intellectual property or other rights of the third parties which may result from its use. No license is granted by implication or otherwise under any intellectual property or other rights of TOSHIBA CORPORATION or others.
- The information contained herein is subject to change without notice.