

FEATURES

- 2.5V and 3.3V power supply options
- Guaranteed AC parameters over temperature:
 - $f_{MAX} = 3\text{GHz}$
 - $< 25\text{ps}$ output-to-output skew
 - $< 320\text{ps}$ t_r / t_f
 - $< 475\text{ps}$ propagation delay
- Wide temperature range: -40°C to $+85^\circ\text{C}$
- Differential design
- V_{BB} output for single-ended input applications
- Fully compatible with industry standard 100K I/O levels
- Available in 32-pin TQFP Package


DESCRIPTION

The SY100EP111U is a high-speed, low skew 1-to-10 differential fanout buffer designed for clock distribution in new, high-performance systems. The internal 2:1 mux allows the input to select between two differential clock sources.


The device is specifically designed for low skew. The interconnect scheme and metal layout are carefully optimized for minimal gate-to-gate skew within the device. Wafer characterization and process control ensure consistent distribution of propagation delay from lot to lot.

The V_{BB} output is intended for use as a reference voltage for single-ended reception of ECL signals to that device only. When using V_{BB} for this purpose, it is recommended that V_{BB} is decoupled to V_{CC} via a $0.01\mu\text{F}$ capacitor.

BLOCK DIAGRAM



PIN CONFIGURATION



PIN NAMES

| Pin | Function |
|-------------|---|
| CLK0, /CLK0 | LVPECL, LVECL, HSTL Clock Inputs: CLK0 input includes a 75k Ω pull-down. Default is low if left floating. /CLK0 includes an internal 75k Ω pull-up and pull-down. Default state is $V_{CC}/2$. |
| CLK1, /CLK1 | LVPECL, LVECL, HSTL Clock Inputs: CLK input includes a 75k Ω pull-down. Default is low if left floating. /CLK includes an internal 75k Ω pull-up and pull-down. Default state is $V_{CC}/2$. |
| Q0 to Q9 | LVPECL/LVECL Outputs. |
| /Q0 to /Q9 | Complementary LVPECL/LVECL Outputs. |
| CLK_SEL | LVPECL/LVECL Clock Select Input: Internal 75k Ω resistor connected to V_{EE} . When left floating, the default condition is LOW. |
| V_{BB} | Reference Voltage: AC coupled or single-ended input applications. |
| V_{CC} | Positive Power Supply: Bypass with 0.1 μ F//0.01 μ F low ESR capacitors. |
| V_{EE} | Negative Power Supply: LVPECL operation, connect to GND. |

FUNCTION TABLE

| CLK_SEL | Active Input |
|---------|--------------|
| 0 | CLK0, /CLK0 |
| 1 | CLK1, /CLK1 |

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

| Symbol | Rating | Value | Unit |
|-------------------|--|------------------------|---------------|
| $V_{CC} - V_{EE}$ | Power Supply Voltage | 6.0 | V |
| V_{IN} | Input Voltage ($V_{CC} = 0V$, V_{IN} not more negative than V_{EE}) Input Voltage ($V_{EE} = 0V$, V_{IN} not more positive than V_{CC}) | -6.0 to 0 +6.0 to 0 | V |
| I_{OUT} | Output Current -Continuous -Surge | 50 100 | mA |
| I_{BB} | V_{BB} Sink/Source Current ⁽²⁾ | ± 0.5 | mA |
| T_A | Operating Temperature Range | -40 to +85 | $^{\circ}C$ |
| T_{store} | Storage Temperature Range | -65 to +150 | $^{\circ}C$ |
| θ_{JA} | Package Thermal Resistance (Junction-to-Ambient) -Still-Air -500lfpm | 50 42 | $^{\circ}C/W$ |
| θ_{JC} | Package Thermal Resistance (Junction-to-Case) | 20 | $^{\circ}C/W$ |

NOTES:

- Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. This is a stress rating only and functional operation is not implied at conditions other than those detailed in the operational sections of this data sheet. Exposure to ABSOLUTE MAXIMUM RATING conditions for extended periods may affect device reliability.
- Due to the limited drive capability, use for inputs of same package only.

DC ELECTRICAL CHARACTERISTICS⁽¹⁾

| Symbol | Parameter | T _A = -40°C | | | T _A = +25°C | | | T _A = +85°C | | | Unit | Condition |
|-----------------|---|------------------------|------|--------|------------------------|------|--------|------------------------|------|--------|------|--|
| | | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | | |
| V _{CC} | Power Supply Voltage (LVPECL) (LVECL) | 2.375 | — | 3.8 | 2.375 | — | 3.8 | 2.375 | — | 3.8 | V | |
| | | -3.8 | — | -2.375 | -3.8 | — | -2.375 | -3.8 | — | -2.375 | V | |
| I _{EE} | Power Supply Current | — | 55 | 120 | — | 70 | 120 | — | 85 | 120 | mA | |
| I _{IH} | Input HIGH Current | — | — | 150 | — | — | 150 | — | — | 150 | μA | V _{IN} = V _{IH} |
| I _{IL} | Input LOW Current CLK0, CLK1 /CLK0, /CLK1 | 0.5 | — | — | 0.5 | — | — | 0.5 | — | — | μA | V _{IN} = V _{IL} V _{IN} = V _{IL} |
| | | -150 | — | — | -150 | — | — | -150 | — | — | μA | |
| C _{IN} | Input Capacitance | — | — | — | — | 2 | — | — | — | — | pF | |

NOTES:

- 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained.

LVPECL DC ELECTRICAL CHARACTERISTICS⁽¹⁾

$$V_{CC} = 3.3V \pm 10\%; V_{EE} = 0V$$

| Symbol | Parameter | T _A = -40°C | | | T _A = +25°C | | | T _A = +85°C | | | Unit | Condition |
|--------------------|--|------------------------|------|-----------------|------------------------|------|-----------------|------------------------|------|-----------------|------|----------------------------|
| | | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | | |
| V _{IH} | Input HIGH Voltage (Single-Ended) | 2135 | — | 2420 | 2135 | — | 2420 | 2135 | — | 2420 | mV | |
| V _{IL} | Input LOW Voltage (Single-Ended) | 1355 | — | 1675 | 1355 | — | 1675 | 1355 | — | 1675 | mV | |
| V _{OL} | Output LOW Voltage | 1355 | 1480 | 1605 | 1355 | 1480 | 1605 | 1355 | 1480 | 1605 | mV | 50Ω to V _{CC} -2V |
| V _{OH} | Output HIGH Voltage | 2155 | 2280 | 2405 | 2155 | 2280 | 2405 | 2155 | 2280 | 2405 | mV | 50Ω to V _{CC} -2V |
| V _{BB} | Reference Voltage ⁽²⁾ | 1775 | 1875 | 1975 | 1775 | 1875 | 1975 | 1775 | 1875 | 1975 | mV | |
| V _{IHCMR} | Input HIGH Voltage Common Mode Range ⁽³⁾ | 1.2 | — | V _{CC} | 1.2 | — | V _{CC} | 1.2 | — | V _{CC} | V | |

NOTES:

- 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained. Input and output varies 1:1 with V_{CC}.
- Single-ended input operation is limited V_{CC} ≥ 3.0V in LVPECL mode. V_{BB} reference varies 1:1 with V_{CC}.
- V_{IHCMR} (Min) varies 1:1 with V_{EE}. V_{IHCMR} (Max) varies 1:1 with V_{CC}. The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

LVPECL DC ELECTRICAL CHARACTERISTICS⁽¹⁾ $V_{CC} = 2.5V \pm 5\%$, $V_{EE} = 0V$

| Symbol | Parameter | $T_A = -40^\circ C$ | | | $T_A = +25^\circ C$ | | | $T_A = +85^\circ C$ | | | Unit | Condition |
|-------------|---|---------------------|------|----------|---------------------|------|----------|---------------------|------|----------|------|---------------------------|
| | | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | | |
| V_{IH} | Input HIGH Voltage (Single-ended) | 1335 | — | 1620 | 1335 | — | 1620 | 1335 | — | 1620 | mV | |
| V_{IL} | Input LOW Voltage (Single-ended) | 555 | — | 875 | 555 | — | 875 | 555 | — | 875 | mV | |
| V_{OL} | Output LOW Voltage | 555 | 680 | 805 | 555 | 680 | 805 | 555 | 680 | 805 | mV | 50Ω to $V_{CC}-2V$ |
| V_{OH} | Output HIGH Voltage | 1355 | 1480 | 1605 | 1355 | 1480 | 1605 | 1355 | 1480 | 1605 | mV | 50Ω to $V_{CC}-2V$ |
| V_{IHCMR} | Input HIGH Voltage Common Mode Range ⁽²⁾ | 1.2 | — | V_{CC} | 1.2 | — | V_{CC} | 1.2 | — | V_{CC} | V | |

NOTES:

- 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained. Input and output varies 1:1 with V_{CC} .
- V_{IHCMR} (Min) varies 1:1 with V_{EE} , V_{IHCMR} (Max) varies 1:1 with V_{CC} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

LVECL DC ELECTRICAL CHARACTERISTICS⁽¹⁾ $V_{EE} = -2.375V$ to $-3.8V$; $V_{CC} = 0V$

| Symbol | Parameter | $T_A = -40^\circ C$ | | | $T_A = +25^\circ C$ | | | $T_A = +85^\circ C$ | | | Unit | Condition |
|-------------|---|---------------------|-------|-------|---------------------|-------|-------|---------------------|-------|-------|------|---------------------------|
| | | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | | |
| V_{IL} | Input LOW Voltage (Single-ended) | -1945 | — | -1625 | -1945 | — | -1625 | -1945 | — | -1625 | mV | |
| V_{IH} | Input HIGH Voltage (Single-ended) | -1165 | — | -0880 | -1165 | — | -0880 | -1165 | — | -0880 | mV | |
| V_{OL} | Output LOW Voltage | -1945 | -1820 | -1695 | -1945 | -1820 | -1695 | -1945 | -1820 | -1695 | mV | 50Ω to $V_{CC}-2V$ |
| V_{OH} | Output HIGH Voltage | -1145 | -1020 | -0895 | -1145 | -1020 | -0895 | -1145 | -1020 | -0895 | mV | 50Ω to $V_{CC}-2V$ |
| V_{BB} | Output Reference Voltage ⁽²⁾ | -1525 | -1425 | -1325 | -1525 | -1425 | -1325 | -1525 | -1425 | -1325 | mV | |
| V_{IHCMR} | Input HIGH Voltage Common Mode Range ⁽³⁾ | $V_{EE}+1.2$ | | 0.0 | $V_{EE}+1.2$ | | 0.0 | $V_{EE}+1.2$ | | 0.0 | V | |

NOTES:

- 100KEP circuits are designed to meet the DC specifications shown in the above table after thermal equilibrium has been established. The circuit is in a test socket or mounted on a printed circuit board and traverse airflow greater than 500lfpm is maintained.
- Single-ended input operation is limited $V_{EE} \leq -3.0V$ in LVECL mode.
- V_{IHCMR} (Min) varies 1:1 with V_{EE} . The V_{IHCMR} range is referenced to the most positive side of the differential input signal.

HSTL DC ELECTRICAL CHARACTERISTICS $V_{CC} = 2.375V$ to $3.8V$; $V_{EE} = 0V$

| Symbol | Parameter | $T_A = -40^\circ C$ | | | $T_A = +25^\circ C$ | | | $T_A = +85^\circ C$ | | | Unit |
|----------|-------------------------|---------------------|------|------|---------------------|------|------|---------------------|------|------|------|
| | | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | |
| V_{IH} | Input HIGH Voltage | 1200 | — | — | 1200 | — | — | 1200 | — | — | mV |
| V_{IL} | Input LOW Voltage | — | — | 400 | — | — | 400 | — | — | 400 | mV |
| V_X | Input Crossover Voltage | 680 | — | 900 | 680 | — | 900 | 680 | — | 900 | mV |

AC ELECTRICAL CHARACTERISTICS


(LVPECL) $V_{CC} = 2.375$ to $3.8V$, $V_{EE} = 0V$; (LVECL) $V_{EE} = -2.375V$ to $-3.8V$, $V_{CC} = 0V$

| Symbol | Parameter | $T_A = -40^{\circ}C$ | | | $T_A = +25^{\circ}C$ | | | $T_A = +85^{\circ}C$ | | | Unit | Condition |
|------------------------|------------------------------------|----------------------|------|------|----------------------|------|------|----------------------|------|------|------|-----------|
| | | Min. | Typ. | Max. | Min. | Typ. | Max. | Min. | Typ. | Max. | | |
| f_{MAX} | Maximum Frequency ⁽¹⁾ | 3 | — | — | 3 | — | — | 3 | — | — | GHz | |
| t_{PLH} t_{PHL} | Propagation Delay (Diff.) | 325 | 400 | 475 | 325 | 400 | 475 | 325 | 400 | 475 | ps | |
| t_{SKEW} | Within-Device Skew | — | 20 | 25 | — | 20 | 25 | — | 20 | 25 | ps | (2) |
| | Part-to-Part Skew | — | 85 | 150 | — | 85 | 150 | — | 85 | 150 | ps | (3) |
| t_{JITTER} | Cycle-to-Cycle Jitter (rms) | — | 0.2 | < 1 | — | 0.2 | < 1 | — | 0.2 | < 1 | ps | |
| V_{PP} | Minimum Input Swing ⁽⁴⁾ | 150 | 800 | 1200 | 150 | 800 | 1200 | 150 | 800 | 1200 | mV | |
| t_r, t_f | Output Rise/Fall Time (20% to 80%) | 105 | 180 | 255 | 105 | 200 | 275 | 105 | 230 | 320 | ps | |

NOTES:

1. Measured with 750mV clock signal, 50% duty cycle. All loading with a 50Ω to $V_{CC} - 2.0V$.
2. Input clock to any output (Q0 to Q9); Differential.
3. Measured for same transitions.
4. See "Timing Waveform."

TIMING WAVEFORM




PRODUCT ORDERING CODE


| Ordering Code | Package Type | Operating Range | Package Marking |
|------------------|--------------|-----------------|-----------------|
| SY100EP111UTI | T32-1 | Industrial | XEP111U |
| SY100EP111UTITR* | T32-1 | Industrial | XEP111U |

*Tape and Reel

TYPICAL CHARACTERISTICS



Frequency Response vs. Output Amplitude @2.5V



Frequency Response vs. Output Amplitude @3.3V

TERMINATION RECOMMENDATIONS




Figure 1. Parallel Termination-Thevenin Equivalent

Notes:

- 1. For +2.5V systems:
 $R1 = 250\Omega$
 $R2 = 62.5\Omega$




Figure 2. Three-Resistor "Y-Termination"

Notes:

- 1. Power-saving alternative to Thevenin termination.
- 2. Place termination resistors as close to destination inputs as possible.
- 3. R_b resistor sets the DC bias voltage, equal to V_t .





Figure 3. Terminating Unused I/O

Notes:

- 1. Unused output (/Q) must be terminated to balance the output.
- 2. Micrel's differential I/O logic devices include a V_{BB} reference pin .
- 3. Connect unused input through 50Ω to V_{BB} . Bypass with a 0.01μF capacitor to V_{CC} , not GND.
- 4. For +2.5V systems: $R1 = 250\Omega$, $R2 = 62.5\Omega$.

32 LEAD THIN QUAD FLATPACK (T32-1)



Rev. 01

MICREL-SYNERGY 3250 SCOTT BOULEVARD SANTA CLARA CA 95054 USA
 TEL + 1 (408) 980-9191 FAX + 1 (408) 914-7878 WEB <http://www.micrel.com>

This information is believed to be accurate and reliable, however no responsibility is assumed by Micrel for its use nor for any infringement of patents or other rights of third parties resulting from its use. No license is granted by implication or otherwise under any patent or patent right of Micrel Inc.

© 2001 Micrel Incorporated