

# 16-Kbit (2 K × 8) AutoStore™ nvSRAM


#### **Features**

- 25 ns and 45 ns access times
- Hands off automatic STORE on power-down with external 68 µF capacitor
- STORE to QuantumTrap<sup>™</sup> nonvolatile elements is initiated by software, hardware, or AutoStore<sup>™</sup> on power-down
- RECALL to SRAM initiated by software or power-up
- Unlimited read, write, and RECALL cycles
- 1,000,000 STORE cycles to QuantumTrap
- 100 year data retention to QuantumTrap
- Single 5 V ±10% operation
- Commercial and industrial temperatures
- 28-pin 300 mil and (330 mil) Small outline integrated circuit (SOIC) package
- Restriction of hazardous substances (RoHS) compliant

### **Functional Description**

The Cypress STK22C48 is a fast static RAM with a nonvolatile element in each memory cell. The embedded nonvolatile elements incorporate QuantumTrap technology producing the world's most reliable nonvolatile memory. The SRAM provides unlimited read and write cycles, while independent nonvolatile data resides in the highly reliable QuantumTrap cell. Data transfers from the SRAM to the nonvolatile elements (the STORE operation) takes place automatically at power-down. On power-up, data is restored to the SRAM (the RECALL operation) from the nonvolatile memory. A hardware STORE is initiated with the HSB pin.

## **Logic Block Diagram**





## **Contents**


Pin Configurations	3
Device Operation	4
SRAM Read	4
SRAM Write	4
AutoStore Operation	4
AutoStore Inhibit mode	4
Hardware STORE (HSB) Operation	5
Hardware RECALL (Power Up)	5
Data Protection	5
Noise Considerations	5
Hardware Protect	5
Low Average Active Power	5
Preventing Store	
Best Practices	6
Maximum Ratings	
Operating Range	7
DC Electrical Characteristics	
Data Retention and Endurance	7
Capacitance	
Thermal Resistance	8

AC Test Conditions	ð
AC Switching Characteristics	9
SRAM Read Cycle	
Switching Waveforms	
SRAM Write Cycle	
AutoStore or Power Up RECALL	
Switching Waveform	
Hardware STORE Cycle	12
Switching Waveform	
Ordering Information	
Ordering Code Definitions	
Package Diagrams	
Document Conventions	15
Acronyms	15
Units of Measure	
Document History Page	16
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC Solutions	



## **Pin Configurations**

Figure 1. Pin Diagram - 28-pin SOIC



**Table 1. Pin Definitions** 

Pin Name	Alt	IO Type	Description
A <sub>0</sub> -A <sub>10</sub>		Input	Address inputs. Used to select one of the 2,048 bytes of the nvSRAM.
DQ <sub>0</sub> -DQ <sub>7</sub>		Input or output	Bidirectional data IO lines. Used as input or output lines depending on operation.
WE	W	Input	Write enable input, active LOW. When the chip is enabled and $\overline{\text{WE}}$ is LOW, data on the IO pins is written to the specific address location.
CE	Ē	Input	Chip enable input, active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
ŌĒ	G	Input	Output enable, active LOW. The active LOW OE input enables the data output buffers during read cycles. Deasserting OE HIGH causes the IO pins to tri-state.
V <sub>SS</sub>		Ground	Ground for the device. The device is connected to ground of the system.
V <sub>CC</sub>		Power supply	Power supply inputs to the device.
HSB		Input or output	Hardware Store Busy (HSB). When LOW, this output indicates a Hardware Store is in progress. When pulled low external to the chip, it initiates a nonvolatile STORE operation. A weak internal pull-up resistor keeps this pin high if not connected (connection optional).
V <sub>CAP</sub>		Power supply	<b>AutoStore capacitor</b> . Supplies power to nvSRAM during power loss to store data from SRAM to nonvolatile elements.
NC		No connect	No connect. This pin is not connected to the die.



### **Device Operation**

The STK22C48 nvSRAM is made up of two functional components paired in the same physical cell. These are an SRAM memory cell and a nonvolatile QuantumTrap cell. The SRAM memory cell operates as a standard fast static RAM. Data in the SRAM is transferred to the nonvolatile cell (the STORE operation) or from the nonvolatile cell to SRAM (the RECALL operation). This unique architecture enables the storage and recall of all cells in parallel. During the STORE and RECALL operations, SRAM Read and Write operations are inhibited. The STK22C48 supports unlimited reads and writes similar to a typical SRAM. In addition, it provides unlimited RECALL operations from the nonvolatile cells and up to one million STORE operations.

#### **SRAM Read**

The STK22C48 performs a Read cycle whenever  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  are LOW while  $\overline{\text{WE}}$  and  $\overline{\text{HSB}}$  are HIGH. The address specified on pins  $A_{0-10}$  determines the 2,048 data bytes accessed. When the Read is initiated by an address transition, the outputs are valid after a delay of  $t_{AA}$  (Read cycle 1). If the Read is initiated by  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$ , the outputs are valid at  $t_{ACE}$  or at  $t_{DOE}$ , whichever is later (Read cycle 2). The data outputs repeatedly respond to address changes within the  $t_{AA}$  access time without the need for transitions on any control input  $\underline{\text{pins}}$ ,  $\underline{\text{and}}$  remains valid until  $\underline{\text{ano}}$ ther address change or until  $\overline{\text{CE}}$  or  $\overline{\text{OE}}$  is brought HIGH, or  $\overline{\text{WE}}$  or HSB is brought LOW.

#### SRAM Write


<u>A Write cycle is performed whenever CE and WE are LOW and HSB is HIGH.</u> The address inputs must be stable prior to entering the Write cycle and must remain stable until either  $\overline{\text{CE}}$  or  $\overline{\text{WE}}$  goes HIGH at the end of the cycle. The data on the common I/O pins  $DQ_{0-7}$  are written into the memory if it has valid  $t_{SD}$ , before the end of a  $\overline{\text{WE}}$  controlled Write or before the end of an  $\overline{\text{CE}}$  controlled Write. Keep  $\overline{\text{OE}}$  HIGH during the entire  $\underline{\text{W}}$  rite cycle to avoid data bus contention on common I/O lines. If  $\overline{\text{OE}}$  is  $\underline{\text{left}}$  LOW, internal circuitry turns off the output buffers  $t_{\text{HZWE}}$  after  $\overline{\text{WE}}$  goes I OW

## **AutoStore Operation**

During normal operation, the device draws current from  $V_{CC}$  to charge a capacitor connected to the  $V_{CAP}$  pin. This stored charge is used by the chip to perform a single STORE operation. If the voltage on the  $V_{CC}$  pin drops below  $V_{SWITCH}$ , the part automatically disconnects the  $V_{CAP}$  pin from  $V_{CC}$ . A STORE operation is initiated with power provided by the  $V_{CAP}$  capacitor.

Figure 2 shows the proper connection of the storage capacitor ( $V_{CAP}$ ) for automatic store operation. A charge storage capacitor between 68  $\mu F$  and 220  $\mu F$  ( $\pm 20\%$ ) rated at 6 V should be

Figure 2. AutoStore Mode



In system power mode, both V<sub>CC</sub> and V<sub>CAP</sub> are connected to the +5 V power supply without the 68  $\mu\text{F}$  capacitor. In this mode, the AutoStore function of the STK22C48 operates on the stored system charge as power goes down. The user must, however, guarantee that V<sub>CC</sub> does not drop below 3.6 V during the 10 ms STORE cycle.


To prevent unneeded STORE operations, automatic STOREs and those initiated by externally driving HSB LOW are ignored, unless at least one WRITE operation takes place since the most recent STORE or RECALL cycle. An optional pull-up resistor is shown connected to HSB. This is used to signal the system that the AutoStore cycle is in progress.

### **AutoStore Inhibit mode**

If an automatic STORE on power loss is not required, then  $V_{CC}$  is tied to ground and +5 V is applied to  $V_{CAP}$  (Figure 3 on page 5). This is the AutoStore Inhibit mode, where the AutoStore function is disabled. If the STK22C48 is operated in this configuration, references to  $V_{CC}$  are changed to  $V_{CAP}$  throughout this data sheet. In this mode, STORE operations are triggered with the HSB pin. It is not permissible to change between these three options "on the fly".



Figure 3. AutoStore Inhibit Mode



## Hardware STORE (HSB) Operation

The STK22C48 provides the  $\overline{\text{HSB}}$  pin for controlling and acknowledging the STORE operations. The  $\overline{\text{HSB}}$  pin is used to request a hardware STORE cycle. When the HSB pin is driven LOW, the STK22C48 conditionally initiates a STORE operation after t<sub>DELAY</sub>. An actual STORE cycle only begins if a Write to the SRAM takes place since the last STORE or RECALL cycle. The HSB pin also acts as an open drain driver that is internally driven LOW to indicate a busy condition, while the STORE (initiated by any means) is in progress. Pull-up this pin with an external 10 K ohm resistor to  $V_{CAP}$  if HSB is used as a driver.

SRAM Read and Write operations, that are in progress when HSB is driven LOW by any means, are given time to complete before the STORE operation is initiated. After HSB goes LOW, the STK22C48 continues SRAM operations for t<sub>DELAY</sub>. During t<sub>DELAY</sub>, multiple SRAM Read operations take place. If a Write is in progress when HSB is pulled LOW, it allows a time, t<sub>DELAY</sub> to complete. However, any SRAM Write cycles requested after HSB goes LOW are inhibited until HSB returns HIGH.

During any STORE operation, regardless of how it is initiated, the STK22C48 continues to drive the HSB pin LOW, releasing it only when the STORE is complete. After completing the STORE operation, the STK22C48 remains disabled until the HSB pin returns HIGH.

If HSB is not used, it is left unconnected.

## Hardware RECALL (Power Up)

During power-up or after any low power condition ( $V_{CC} < V_{RESET}$ ), an internal RECALL request is latched. When  $V_{CC}$  once again exceeds the sense voltage of  $V_{SWITCH}$ , a RECALL cycle is automatically initiated and takes  $t_{HRECALL}$  to complete.

#### **Data Protection**

The STK22C48 protects data from corruption during low voltage conditions by inhibiting all externally initiated STORE and Write operations. The low voltage condition is detected when  $V_{CC}$  is less than  $V_{SWITCH}$ . If the STK22C48 is in a Write mode (both CE and WE are low) at power-up after a RECALL or after a STORE, the Write is inhibited until a negative transition on CE or WE is detected. This protects against inadvertent writes during power-up or brown out conditions.

#### **Noise Considerations**

The STK22C48 is a high speed memory. It must have a high frequency bypass capacitor of approximately 0.1  $\mu$ F connected between V<sub>CC</sub> and V<sub>SS</sub>, using leads and traces that are as short as possible. As with all high speed CMOS ICs, careful routing of power, ground, and signals reduce circuit noise.

#### **Hardware Protect**

The STK22C48 offers hardware protection against inadvertent STORE operation and SRAM Writes during low voltage conditions. When  $V_{CAP} < V_{SWITCH},$  all externally initiated STORE operations and SRAM Writes are inhibited. AutoStore can be completely disabled by tying  $V_{CC}$  to ground and applying +5 V to  $V_{CAP}$ . This is the AutoStore Inhibit mode; in this mode, STOREs are only initiated by explicit request using either the software sequence or the  $\overline{HSB}$  pin.

## **Low Average Active Power**

CMOS technology provides the STK22C48 the benefit of drawing significantly less current when it is cycled at times longer than 50 ns. Figure 4 on page 6 shows the relationship between  $I_{CC}$  and Read or Write cycle time. Worst case current consumption is shown for both CMOS and TTL input levels (commercial temperature range, VCC = 5.5 V, 100% duty cycle on chip enable). Only standby current is drawn when the chip is disabled. The overall average current drawn by the STK22C48 depends on the following items:

- The duty cycle of chip enable
- The overall cycle rate for accesses
- The ratio of Reads to Writes
- CMOS versus TTL input levels
- The operating temperature
- The V<sub>CC</sub> level
- I/O loading



Figure 4. Current Versus Cycle Time (Read)





Figure 5. Current Versus Cycle Time (Write)



#### **Preventing Store**

The STORE function is disabled by holding  $\overline{\text{HSB}}$  high with a driver capable of sourcing 30 mA at a V $_{\text{OH}}$  of at least 2.2 V, because it must overpower the internal pull-down device. This

device drives  $\overline{\text{HSB}}$  LOW for 20 ns at the onset of a STORE. When the STK22C48 is connected for AutoStore operation (system V<sub>CC</sub> connected to V<sub>CC</sub> and a 68  $\mu\text{F}$  capacitor on V<sub>CAP</sub>) and V<sub>CC</sub> crosses V<sub>SWITCH</sub> on the way down, the STK22C48 attempts to pull HSB LOW. If  $\overline{\text{HSB}}$  does not actually get below V<sub>IL</sub>, the part stops trying to pull HSB LOW and abort the STORE attempt.

#### **Best Practices**

nvSRAM products have been used effectively for over 15 years. While ease of use is one of the product's main system values, experience gained working with hundreds of applications has resulted in the following suggestions as best practices:

- The nonvolatile cells in an nvSRAM are programmed on the test floor during final test and quality assurance. Incoming inspection routines at customer or contract manufacturer's sites sometimes reprogram these values. Final NV patterns are typically repeating patterns of AA, 55, 00, FF, A5, or 5A. The end product's firmware should not assume that an NV array is in a set programmed state. Routines that check memory content values to determine first time system configuration, cold or warm boot status, and so on must always program a unique NV pattern (for example, complex 4-byte pattern of 46 E6 49 53 hex or more random bytes) as part of the final system manufacturing test to ensure these system routines work consistently.
- Power-up boot firmware routines should rewrite the nvSRAM into the desired state. While the nvSRAM is shipped in a preset state, best practice is to again rewrite the nvSRAM into the desired state as a safeguard against events that might flip the bit inadvertently (program bugs, incoming inspection routines, and so on).
- The V<sub>CAP</sub> value specified in this data sheet includes a minimum and a maximum value size. The best practice is to meet this requirement and not exceed the maximum V<sub>CAP</sub> value because the higher inrush currents may reduce the reliability of the internal pass transistor. Customers who want to use a larger V<sub>CAP</sub> value to make sure there is extra store charge should discuss their V<sub>CAP</sub> size selection with Cypress.

Table 2. Hardware Mode Selection

CE	WE	HSB	A10-A0	Mode	1/0	Power
Н	X	Н	X	Not selected	Output high Z	Standby
L	Н	Н	X	Read SRAM	Output data	Active <sup>[1]</sup>
L	L	Н	Х	Write SRAM	Input data	Active
X	X	L	X	Nonvolatile STORE	Output high Z	I <sub>CC2</sub> <sup>[2]</sup>

#### Notes

1. I/O state assumes  $\overline{OE} \leq V_{IL}$ . Activation of nonvolatile cycles does not depend on state of  $\overline{OE}$ .

HSB STORE operation occurs only if an SRAM Write is done since the last nonvolatile cycle. After the STORE (If any) completes, the part goes into standby mode, inhibiting all operations until HSB rises.



## **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. These user guidelines are not tested.

Storage temperature ...... -65 °C to +150 °C Temperature under bias......-55 °C to +125 °C Supply voltage on  $V_{CC}$  relative to  $V_{SS}.....-0.5\ V$  to 7.0 VVoltage on input relative to  $V_{SS}$ .....-0.6 V to  $V_{CC}$  + 0.5 V

Voltage on $DQ_{0-7}$ or $\overline{HSB}$	$-0.5 \text{ V to V}_{CC} + 0.5 \text{ V}$
Power dissipation	1.0 W
DC output current (1 output at a tim	ne, 1 s duration) 15 mA

## **Operating Range**

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0 °C to +70 °C	4.5 V to 5.5 V
Industrial	–40 °C to +85 °C	4.5 V to 5.5 V

#### **DC Electrical Characteristics**

Over the operating range ( $V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$ ) [3]

Parameter	Description	Test Conditions			Max	Unit
I <sub>CC1</sub>	Average V <sub>CC</sub> current	$t_{RC}$ = 25 ns $t_{RC}$ = 45 ns	Commercial	_	85 65	mA mA
		Dependent on output loading and cycle rate. Values obtained without output loads. $I_{OUT} = 0$ mA.	Industrial		90 65	mA mA
I <sub>CC2</sub>	Average V <sub>CC</sub> current during STORE	All inputs Do Not Care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>	_	3	mA	
I <sub>CC3</sub>	Average V <sub>CC</sub> current at t <sub>RC</sub> = 200 ns, 5 V, 25 °C typical	$\overline{\text{WE}} \ge (\text{V}_{\text{CC}} - 0.2 \text{ V})$ . All other inputs cycling. Dependent on output loading and cycle rate. Va without output loads.	lues obtained	-	10	mA
I <sub>CC4</sub>	Average V <sub>CAP</sub> current during AutoStore cycle	All inputs Do Not Care, V <sub>CC</sub> = Max Average current for duration t <sub>STORE</sub>		_	2	mA
I <sub>SB1</sub> <sup>[4]</sup>	Average Vcc current (Standby, cycling TTL input	$t_{RC}$ = 25 ns, $\overline{CE} \ge V_{IH}$ $t_{RC}$ = 45 ns, $\overline{CE} \ge V_{IH}$	Commercial	_	25 18	mA mA
	levels)		Industrial	_	26 19	mA mA
I <sub>SB2</sub> <sup>[4]</sup>	V <sub>CC</sub> standby current	$\overline{\text{CE}} \ge (V_{CC} - 0.2 \text{ V})$ . All others $V_{IN} \le 0.2 \text{ V}$ or $\ge $		-	1.5	mA
I <sub>ILK</sub>	Input leakage current	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}$		-1	+1	μΑ
I <sub>OLK</sub>	Off state output leakage current	$V_{CC} = Max, V_{SS} \le V_{IN} \le V_{CC}, \overline{CE} \text{ or } \overline{OE} \ge V_{IH}$	or WE ≤ V <sub>IL</sub>	<del>-</del> 5	+5	μА
$V_{IH}$	Input HIGH voltage			2.2	$V_{CC} + 0.5$	V
$V_{IL}$	Input LOW voltage			$V_{SS} - 0.5$	0.8	V
V <sub>OH</sub>	Output HIGH voltage	I <sub>OUT</sub> = -4 mA except HSB		2.4	ı	V
$V_{OL}$	Output LOW voltage	I <sub>OUT</sub> = 8 mA except HSB		_	0.4	V
$V_{BL}$	Logic '0' voltage on HSB output	I <sub>OUT</sub> = 3 mA		_	0.4	V
$V_{CAP}$	Storage capacitor	Between $V_{\mbox{\footnotesize{CAP}}}$ pin and Vss, 6 V rated. 68 $\mu\mbox{\footnotesize{F}}$ -nom.	-10%, +20%	61	220	μF

#### **Data Retention and Endurance**

Parameter	Description	Min	Unit
DATA <sub>R</sub>	Data retention	100	Years
$NV_C$	Nonvolatile STORE operations	1,000	K

#### Notes

V<sub>CC</sub> reference levels throughout this data sheet refer to V<sub>CC</sub> if that is where the power supply connection is made, or V<sub>CAP</sub> if V<sub>CC</sub> is connected to ground.
 CE ≥ V<sub>IH</sub> does not produce standby current levels until any nonvolatile cycle in progress has timed out.



## Capacitance

In the following table, the capacitance parameters are listed. [5]


Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 ^{\circ}\text{C}, f = 1 \text{MHz},$	8	pF
C <sub>OUT</sub>	Output capacitance	$V_{CC} = 0 \text{ to } 3.0 \text{ V}$	7	pF

#### **Thermal Resistance**

In the following table, the thermal resistance parameters are listed. [5]

Parameter	Description	Test Conditions	28-SOIC (300 mil)	28-SOIC (330 mil)	Unit
$\Theta_{JA}$	,	Test conditions follow standard test methods and procedures for measuring thermal	TBD	TBD	°C/W
$\Theta_{\sf JC}$	Thermal resistance (junction to case)	impedance, per EIA / JESD51.	TBD	TBD	°C/W

Figure 6. AC Test Loads



## **AC Test Conditions**

Input pulse levels	0 V to 3 V
Input rise and fall times (10% to 90%)	<u>&lt;</u> 5 ns
Input and output timing reference levels	1.5 V

<sup>5.</sup> These parameters are guaranteed by design and are not tested.



## **AC Switching Characteristics**

#### **SRAM Read Cycle**

Parameter			25	25 ns		45 ns	
Cypress Parameter	Alt	Description	Min	Max	Min	Max	Unit
t <sub>ACE</sub>	t <sub>ELQV</sub>	Chip enable access time	_	25	_	45	ns
t <sub>RC</sub> [6]	t <sub>AVAV</sub> , t <sub>ELEH</sub>	Read cycle time	25	_	45	_	ns
t <sub>AA</sub> [7]	t <sub>AVQV</sub>	Address access time	_	25	_	45	ns
t <sub>DOE</sub>	t <sub>GLQV</sub>	Output enable to data valid	_	10	_	20	ns
t <sub>OHA</sub> [7]	t <sub>AXQX</sub>	Output hold after address change	5	_	5	_	ns
t <sub>LZCE</sub> [8]	t <sub>ELQX</sub>	Chip enable to output active	5	_	5	_	ns
t <sub>HZCE</sub> [8]	t <sub>EHQZ</sub>	Chip disable to output inactive	_	10	_	15	ns
t <sub>LZOE</sub> [8]	t <sub>GLQX</sub>	Output enable to output active	0	_	0	_	ns
t <sub>HZOE</sub> [8]	t <sub>GHQZ</sub>	Output disable to output inactive	_	10	_	15	ns
t <sub>PU</sub> <sup>[9]</sup>	t <sub>ELICCH</sub>	Chip enable to power active	0	_	0	_	ns
t <sub>PD</sub> <sup>[9]</sup>	t <sub>EHICCL</sub>	Chip disable to power standby	_	25	_	45	ns

## **Switching Waveforms**

Figure 7. SRAM Read Cycle 1: Address Controlled [6, 7]





Figure 8. SRAM Read Cycle 2:  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  Controlled [6]



#### Notes

- WE and HSB must be High during SRAM Read cycles.
- 7. Device is continuously selected with  $\overline{\text{CE}}$  and  $\overline{\text{OE}}$  both Low.
- 8. Measured ±200 mV from steady state output voltage.
- 9. These parameters are guaranteed by design and are not tested.



#### **SRAM Write Cycle**

Parameter			25	25 ns		45 ns	
Cypress Parameter	Alt	Description	Min	Max	Min	Max	Unit
t <sub>WC</sub>	t <sub>AVAV</sub>	Write cycle time	25	_	45	_	ns
t <sub>PWE</sub>	t <sub>WLWH</sub> , t <sub>WLEH</sub>	Write pulse width	20	_	30	_	ns
t <sub>SCE</sub>	t <sub>ELWH</sub> , t <sub>ELEH</sub>	Chip enable to end of write	20	_	30	_	ns
t <sub>SD</sub>	t <sub>DVWH</sub> , t <sub>DVEH</sub>	Data setup to end of write	10	_	15	_	ns
t <sub>HD</sub>	t <sub>WHDX</sub> , t <sub>EHDX</sub>	Data hold after end of write	0	_	0	_	ns
t <sub>AW</sub>	t <sub>AVWH</sub> , t <sub>AVEH</sub>	Address setup to end of write	20	_	30	_	ns
t <sub>SA</sub>	t <sub>AVWL</sub> , t <sub>AVEL</sub>	Address setup to start of write	0	_	0	_	ns
t <sub>HA</sub>	t <sub>WHAX</sub> , t <sub>EHAX</sub>	Address hold after end of write	0	_	0	_	ns
t <sub>HZWE</sub> [10, 11]	$t_{WLQZ}$	Write enable to output disable	_	10	_	14	ns
t <sub>LZWE</sub> [10]	$t_{WHQX}$	Output active after end of write	5	_	5	_	ns

## **Switching Waveforms**

Figure 9. SRAM Write Cycle 1: WE Controlled [12, 13]





Figure 10. SRAM Write Cycle 2: CE Controlled [12, 13]



- 10. Measured ±200 mV from steady state output voltage.
- 11. If WE is Low when CE goes Low, the outputs remain in the high impedance state.

  12. HSB must be high during SRAM Write cycles.


  13. CE or WE must be greater than V<sub>IH</sub> during address transitions.




## **AutoStore or Power Up RECALL**

Parameter	Alt	Description	STK22C48		Unit	
Farameter		Description	Min	Max	Offic	
t <sub>HRECALL</sub> [14]	t <sub>RESTORE</sub>	Power Up RECALL duration	1	550	μS	
t <sub>STORE</sub> [15, 16]	t <sub>HLHZ</sub>	STORE cycle duration	1	10	ms	
t <sub>DELAY</sub> [17]	t <sub>HLQZ</sub> , t <sub>BLQZ</sub>	Time allowed to complete SRAM cycle	1	_	μS	
V <sub>SWITCH</sub>		Low voltage trigger level	4.0	4.5	V	
$V_{RESET}$		Low voltage reset level	-	3.6	V	
t <sub>VSBL</sub> <sup>[18]</sup>		Low voltage trigger (V <sub>SWITCH</sub> ) to HSB Low	_	300	ns	

## **Switching Waveform**





- 14.  $\underline{t_{HRECALL}}$  starts from the time  $V_{CC}$  rises above  $V_{SWITCH}$ . 15.  $\overline{CE}$  and  $\overline{OE}$  low and WE high for output behavior.
- 16. HSB is asserted low for 1us when V<sub>CAP</sub> drops through V<sub>SWITCH</sub>. If an SRAM Write has not taken place since the last nonvolatile cycle, HSB is released and no store
- 17. CE and OE low for output behavior.
- 18. HSB must be high during SRAM Write cycles.




## **Hardware STORE Cycle**

Parameter	Alt	Description	STK22C48		Unit
Farameter		Description	Min	Max	Oilit
t <sub>DHSB</sub> [19, 20]	t <sub>RECOVER</sub> , t <sub>HHQX</sub>	Hardware STORE HIGH to inhibit off	_	700	ns
t <sub>PHSB</sub>	t <sub>HLHX</sub>	Hardware STORE pulse width	15	-	ns
t <sub>HLBL</sub>		Hardware STORE LOW to STORE busy	ı	300	ns

## **Switching Waveform**

Figure 12. Hardware STORE Cycle




 $<sup>\</sup>label{eq:normalized_normalized} \frac{\text{Notes}}{19.\,\text{CE}} \text{ and } \overline{\text{OE}} \text{ low and WE high for output behavior.} \\ 20.\,t_{\text{DHSB}} \text{ is only applicable after } t_{\text{STORE}} \text{ is complete.}$ 



#### **Ordering Code Definitions**

#### STK22C48 - N F 45 I TR



## **Ordering Information**

These parts are not recommended for new designs. They are in production to support ongoing production programs only.

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
25	STK22C48-NF25ITR	51-85026	28-pin SOIC (300 mil)	Industrial
	STK22C48-NF25I	51-85026	28-pin SOIC (300 mil)	
	STK22C48-SF25ITR	51-85058	28-pin SOIC (330 mil)	
	STK22C48-SF25I	51-85058	28-pin SOIC (330 mil)	
45	STK22C48-NF45TR	51-85026	28-pin SOIC (300 mil)	Commercial
	STK22C48-NF45	51-85026	28-pin SOIC (300 mil)	

All parts are Pb-free. The above table contains Final information. Please contact your local Cypress sales representative for availability of these parts



### **Package Diagrams**

Figure 13. 28-Pin (300 mil) SOIC (51-85026)






Figure 14. 28-Pin (330 mil) SOIC (51-85058)







## **Document Conventions**

## Acronyms

Acronym	Description
CMOS	Complementary metal oxide semiconductor
EIA Electronic Industries Alliance	
I/O	Input/output
nvSRAM	nonvolatile static random access memory
RoHS	Restriction of hazardous substances
SOIC	Small outline integrated circuit

#### **Units of Measure**

Symbol	Unit of Measure	
Kb	1024 bits	
°C	degree Celsius	
Hz	Hertz	
ΚΩ	kilo ohms	
MHz	megahertz	
μΑ	microamperes	
μF	microfarads	
μS	microseconds	
mA	milliamperes	
ms	milliseconds	
ns	nanoseconds	
Ω	ohms	
pF	picofarads	
V	Volts	
W Watts		



## **Document History Page**

	Document Title: STK22C48 16-Kbit (2 K × 8) AutoStore™ nvSRAM Document Number: 001-51000				
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change	
**	2625139	GVCH/PYRS	01/30/2009	New data sheet	
*A	2826441	GVCH	12/11/2009	Added following text in the Ordering Information section: "These parts are not recommended for new designs. In production to support ongoing production programs only."  Added watermark in PDF stating "Not recommended for new designs. In production to support ongoing production programs only."  Added Contents on page 2.	
*B	3037216	GVCH	09/23/2010	Added Pin Configurations and Pin Definitions table. Updated Package Diagrams. Added Acronyms and units Units of Measure table. Minor edits.	
*C	3054310	GVCH/KEER	10/11/2010	Removed inactive parts - STK22C48-NF25, STK22C48-NF25TR, STK22C48-SF25, STK22C48-SF25TR, STK22C48-SF45, STK22C48-SF45TR, STK22C48-NF45ITR from Ordering information table. Updated Package diagrams.	
*D	3189527	GVCH	03/07/2011	Added watermark in PDF stating "Not recommended for new designs. In production to support ongoing production programs only."	
*E	3531563	GVCH	02/23/2012	Package Diagrams: Updated 28-Pin (330 Mil) SOIC package diagram	



## Sales, Solutions, and Legal Information

#### **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

Wireless/RF

Automotive
Clocks & Buffers
Interface
Lighting & Power Control

Memory
Optical & Image Sensing
PSoC
Touch Sensing
USB Controllers

cypress.com/go/automotive cypress.com/go/clocks cypress.com/go/interface cypress.com/go/powerpsoc

cypress.com/go/plc cypress.com/go/memory cypress.com/go/image cypress.com/go/psoc cypress.com/go/touch cypress.com/go/USB cypress.com/go/wireless

#### **PSoC Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 5

© Cypress Semiconductor Corporation, 2006-2012. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.