## 64K (8K $\times 8$ ) NMOS ONE TIME PROGRAMMABLE ROM

- FAST ACCESS TIME: 180ns
- 0 to $+70^{\circ} \mathrm{C}$ STANDARD TEMPERATURE RANGE
- SINGLE +5V POWER SUPPLY
- $\pm 10 \% V_{C C}$ TOLERANCE AVAILABLE
- LOW STANDBY CURRENT (35mA MAX)
- TTL COMPATIBLE DURING READ AND PROGRAM
- FAST PROGRAMMING ALGORITHM
- ELECTRONIC SIGNATURE


PIN CONNECTIONS


PIN NAMES

| AO-A12 | ADDRESS INPUT |
| :--- | :--- |
| $\overline{\mathrm{CE}}$ | CHIP ENABLE INPUT |
| $\overline{\mathrm{OE}}$ | OUTPUT ENABLE INPUT |
| $\overline{\text { PGM }}$ | PROGRAM |
| N.C. | NO CONNECTION |
| OO-O7 | DATA INPUT/OUTPUT |

$\qquad$

## DESCRIPTION

The ST2764AP is a 65,536 -bit one time programmable read only memory (OTP ROM). It is organizea as 8,192 words by 8 bits and manufactured using SGS-THOMSON' NMOS-E3 process.
The ST2764AP with its single +5 V power supply and with an access time of 200 ns , is ideal for use with high performance +5 V microprocessor such as $\mathrm{Z8}, \mathrm{Z80}$ and Z8000. The ST2764AP has an important feature which is to separate the output control, Ouptut Enable ( $\overline{O E}$ ) from the Chip Enable control (CE). The OE control eliminates bus contention in multiple bus microprocessor systems.

The ST2764AP also features a standby mode which reduces the power dissipation without increasing access time. The active current is 75 mA while the maximum standby current is only 35 mA , a $53 \%$ saving. The standby mode is achieved by applying a TTL-high signal to the CE input. The ST2764AP has an "Electronic Signature" that allows programmers to automatically identify device type and pinout.
The ST2764AP is available in a 28 -lead dual in-line plastic package and therefore can not be rewritten.

## BLOCK DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| Symbol | Parameter | Values | Unit |
| :---: | :--- | :---: | :---: |
| $V_{1}$ | All Input or Output voltages with respect to ground | +6.5 to -0.6 | V |
| $\mathrm{~V}_{\mathrm{PP}}$ | Supply voltage with respect to ground | +14 to $-0,6$ | V |
| $\mathrm{~T}_{\text {amb }}$ | Ambient temperature under bias | -10 to +80 | ${ }^{\circ} \mathrm{C}$ |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range | -65 to +125 | ${ }^{\circ} \mathrm{C}$ |
|  | Voltage on pin 24 with respect to ground | +13.5 to -0.6 | V |

Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

OPERATING MODES

| PINS <br> MODE | $\begin{aligned} & \overline{C E} \\ & (20) \end{aligned}$ | $\overline{\mathrm{OE}}$ | $\begin{gathered} \text { A9 } \\ \text { (24) } \end{gathered}$ | $\begin{gathered} \text { PGM } \\ \text { (27) } \end{gathered}$ | $V_{\text {PP }}$ <br> (1) | $V_{c c}$ <br> (28) | OUTPUTS <br> (11-13, <br> 15-19) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| READ | $V_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | $x$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{CC}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | Dout |
| OUTPUT DISABLE | $V_{\text {IL }}$ | $V_{\text {IH }}$ | X | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | HIGH $Z$ |
| STANDBY | $\mathrm{V}_{\text {IH }}$ | X | X | X | $\mathrm{V}_{\mathrm{Cc}}$ | $V_{C C}$ | HIGH Z |
| FAST PROGRAMMING | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{IH}}$ | X | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{PP}}$ | $\mathrm{V}_{\mathrm{CC}}$ | DIN |
| VERIFY | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\text {IL }}$ | X | $\mathrm{V}_{\text {IH }}$ | $V_{P P}$ | $V_{\text {cc }}$ | Dout |
| PROGRAM INHIBIT | $\mathrm{V}_{\mathrm{IH}}$ | X | X | X | $V_{P P}$ | $V_{C C}$ | HIGH Z |
| ELECTRONIC SIGNATURE | $\mathrm{V}_{\text {IL }}$ | VIL | $\mathrm{V}_{\mathrm{H}}$ | $\mathrm{V}_{\mathrm{IH}}$ | $\mathrm{V}_{\mathrm{Cc}}$ | $\mathrm{V}_{\mathrm{cc}}$ | CODES |

NOTE: X can be $\mathrm{V}_{\mathrm{iH}}$ or $\mathrm{V}_{\mathrm{iL}} \quad \mathrm{V}_{\mathrm{H}}=12 \mathrm{~V} \pm 0.5 \mathrm{~V}$

## READ OPERATION

DC AND AC CONDITIONS

| Selection Code | $-18 \mathrm{X} /-20 \mathrm{X}$ | $-18 /-20 /-25 /-\mathbf{3 0}$ |
| :--- | :---: | :---: |
| Operating Temperature Range | 0 to $70^{\circ} \mathrm{C}$ | 0 to $70^{\circ} \mathrm{C}$ |
| $V_{\text {CC }}$ Power Supply (1,2) | $5 \mathrm{~V} \pm 5 \%$ | $5 \mathrm{~V} \pm 10 \%$ |
| $V_{\text {PP }}$ Voltage (2) | $V_{P P}=V_{C C}$ | $V_{P P}=V_{C C}$ |

DC AND OPERATING CHARACTERISTICS

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. ${ }^{(3)}$ | Max. |  |
| ILI | Input Load Current | $\mathrm{V}_{\mathrm{IN}}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| Lo | Output Leakage Current | $\mathrm{V}_{\text {OUT }}=5.5 \mathrm{~V}$ |  |  | 10 | $\mu \mathrm{A}$ |
| IPP1(2) | Vpp Current Read | $\mathrm{V}_{\mathrm{PP}}=5.5 \mathrm{~V}$ |  |  | 5 | mA |
| $\mathrm{ICCl}_{1(2)}$ | $V_{\text {CC }}$ Current Standby | $\overline{C E}=V_{\text {IH }}$ |  |  | 35 | mA |
| $\mathrm{ICCz}^{2}$ | V CC Current Active | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ |  |  | 75 | mA |
| $\mathrm{V}_{\text {IL }}$ | Input Low Voltage |  | -0.1 |  | +0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Voltage |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}+1$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage | $\mathrm{l}_{\mathrm{OL}}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| VOH | Output High Voltage | $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| $\mathrm{V}_{\mathrm{PP} \text { (2) }}$ | Vpp Read Voltage | $\mathrm{V}_{\mathrm{CC}}=5 \mathrm{~V} \pm 0.25 \mathrm{~V}$ | 3.8 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |

## AC CHARACTERISTICS

| Symbol | Parameter | $V_{\text {CC }} \pm 5 \%$ | 2764A-18X |  | 2764A-20X |  |  |  |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $V_{C C} \pm 10 \%$ <br> Test Conditions | 2764A-18 |  | 2764A-20 |  | 2764A-25 |  | 2764A-30 |  |  |
|  |  |  | Min | Max | Min | Max | Min | Max | Min | Max |  |
| $t_{\text {ACC }}$ | Address to Output Delay | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 180 |  | 200 |  | 250 |  | 300 | ns |
| ${ }^{\text {L CE }}$ | $\overline{C E}$ to Output Delay | $\overline{\mathrm{OE}}=\mathrm{V}_{\text {IL }}$ |  | 180 |  | 200 |  | 250 |  | 300 | ns |
| Loe | $\overline{\mathrm{OE}}$ to Output Delay | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{IL}}$ |  | 65 |  | 75 |  | 100 |  | 120 | ns |
| ${ }^{\text {t }}$ ( ${ }^{\text {(4) }}$ | $\overline{\mathrm{OE}}$ High to Output Float | $\overline{\mathrm{CE}}=\mathrm{V}_{\mathrm{ll}}$ |  | 55 | 0 | 55 | 0 | 60 | 0 | 105 | ns |
| $\mathrm{t}_{\mathrm{OH}}$ | Output Hold from Address $\overline{C E}$ or $\overline{O E}$ Whichever Occurred First | $\overline{\mathrm{CE}}=\overline{\mathrm{OE}}=V_{\text {IL }}$ | 0 |  | 0 |  | 0 |  | 0 |  | ns |

CAPACITANCE ${ }^{(5)}\left(\mathrm{T}_{\mathrm{amb}}=25^{\circ} \mathrm{C}, \mathrm{f}=1 \mathrm{MHz}\right)$

| Symbol | Parameter | Test Conditions | Min. | Typ. | Max. | Unit |
| :--- | :--- | :--- | :--- | :---: | :---: | :---: |
| $\mathrm{C}_{\mathbb{I}}$ | Input Capacitance | $\mathrm{V}_{\text {IN }}=0 \mathrm{~V}$ |  | 4 | 6 | pF |
| $\mathrm{C}_{\text {OUT }}$ | Output Capacitance | $\mathrm{V}_{\text {OUT }}=O \mathrm{~V}$ |  | 8 | 12 | pF |

[^0]READ OPERATION (Continued)
AC TEST CONDITIONS
Output Load: $100 \mathrm{pF}+1$ TTL Gate
Input Rise and Fall Times: $\leq 20$ ns
Input Pulse Levels: 0.45 to 2.4 V
Timing Measurement Reference Levels: Inputs 0.8 and 2 V Outputs 0.8 and 2 V

AC TESTING INPUT/OUTPUT WAVEFORM
S.4

## AC TESTING LOAD CIRCUIT



## AC WAVEFORMS



## Notes:

1. Typical values are for $T_{\text {amb }}=25^{\circ} \mathrm{C}$ and nominal supply voltage
2. This parameter is only sampled and not $100 \%$ tested
3. $\bar{O} \bar{E}$ may be delayed up to $t_{A C C}$ - toE after the falling edge $\bar{C} E$ without impact on tacc.
4. IDF is specified from $\overline{O E}$ or $\overline{C E}$ whichever occurs first.

## DEVICE OPERATION

The seven modes of operations of the ST2764AP are listed in the Operating Modes. A single 5 V power supply is required in the read mode. All inputs are TTL levels except for $V_{P P}$ and 12 V on A9 for Electronic Signature.

## READ MODE

The ST2764AP has two control function, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable (CE) is the power control and should be used for device selection. Output Enable ( $\overline{\mathrm{OE})}$ is the output control and should be used to gate data to the output pins, independent of device selection.
Assuming that addresses are stable, address access time ( $t_{A C C}$ ) is equal to delay from $\overline{C E}$ to output ( $\mathrm{t}_{\mathrm{CE}}$ ). Data is available at the outputs after the falling edge of $\overline{\mathrm{OE}}$, assuming that $\overline{\mathrm{CE}}$ has been low and addresses have been stable for at least $t_{\text {ACC }}{ }^{-1} \mathrm{t}$.

## STANDBY MODE

The.ST2764AP has a standby mode which reduces the maximum active power current from 75 mA to 35 mA . The ST2764AP is placed in the standby mode by applying a TTL high signal to the $\overline{C E}$ input. When in the standby mode, the outputs are in a high impedance state, independent of the $\overline{\mathrm{OE}}$ input.

## OUTPUT OR-TIEING

Because OTPs are usually used in larger memory arrays, the product features a 2 line control function which accommodates the use of multiple memory connection. The two line control function allows:
a) the lowest possible memory power dissipation
b) complete assurance that output bus contention will not occur.
For the most efficient use of these two control lines, CE should be decoded and used as the primary device selecting function, while OE should be made a common connection to all devices in the array and connected to the READ line from the system control bus.
This assures that all deselected memory devices are in their low power standby mode and that the output pins are only active when data is desired from a particular memory device.

## SYSTEM CONSIDERATIONS

The power switching characteristics of NMOS-E3 EPROMs require careful decoupling of the devices. The supply current, Icc, has three segments that are of interest to the system designer: the standby current level, the active current level, and tran-
sient current peaks that are produced by the falling and rising edges of $\overline{C E}$. The magnitude of this transient current peaks is dependent on the output capacitive and inductive loading of the device. The associated transient voltage peaks can be suppressed by complying with the two line output control and by properly selected decoupling capacitors. It is recommended that a $1 \mu \mathrm{~F}$ ceramic capacitor be used on every device between $\mathrm{V}_{\mathrm{CC}}$ and GND.
This should be a high frequency capacitor of low inherent inductance and should be placed as close to the device as possible. In addition, a $4.7 \mu \mathrm{~F}$ bulk electrolytic capacitors should be used between $\mathrm{V}_{\mathrm{CC}}$ and GND for every eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of PCB traces.

## PROGRAMMING

Caution: exceeding 14 V on pin 1 ( $V_{P P}$ ) will damage the ST2764AP.

When delivered, all bits of the ST2764AP are in the " 1 " state. Data is introduced by selectively programming " $0 s$ " into the desired bit locations. Although only " $0 s$ ' will be programmed, both " $1 s$ " and " Os " can be present in the data word.
The ST2764AP is in the programming mode when $V_{\text {Pp input }}$ is at 12.5 V and $\overline{\mathrm{CE}}$ and $\overline{\mathrm{PGM}}$ are at TTL low. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

## FAST PROGRAMMING ALGORITHM

Fast Programming Algorithm rapidly programs ST2764AP EPROMs using an efficient and reliable method suited to the production programming environrnent. Programming reliability is also ensured as the incremental program margin of each byte is continually monitored to determine when it has been successfully programmed. A flowchart of the ST2764AP Fast Programming Algorithm is shown on the last page. The Fast Programming AIgorithm utilizes two different pulse types: initial and overprogram.

The duration of the initial $\overline{\text { PGM }}$ pulse (s) is one millisecond, which will then be followed by a longer overprogram pulse of length 3 Xmsec . X is an iteration counter and is equal to the number of the initial one millisecond pulses applied to a particular ST2764AP location), before a correct verify occurs. Up to 25 one-millisecond pulses per byte are provided for before the over program pulse is applied.

## DEVICE OPERATION (Continued)

The entire sequence of program pulses and byte verifications is performed at $\mathrm{V}_{\mathrm{CC}}=6 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{PP}}=12.5 \mathrm{~V}$. When the Fast Programming cycle has been completed, all bytes should be compared to the original data with $\mathrm{V}_{\mathrm{CC}}=\mathrm{V}_{\mathrm{PP}}=5 \mathrm{~V}$.

## PROGRAM INHIBIT

Programming of multiple ST2764APs in parallel with different data is also easily accomplished. Except for $\overline{C E}$, all like inputs (including $\overline{O E}$ ) of the parallel ST2764AP may be common. A TTL low pulse applied to a ST2764AP's CE input, with VPP at 12.5 V , will program that ST2764AP. A high level CE input inhibits the other ST2764AP from being programmed.

## PROGRAM VERIFY

A verify should be performed on the programmed bits to determine that they were correctly programmed. The verify is accomplished with $\overline{O E}$ at $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{CE}}$ at $\mathrm{V}_{\mathrm{IL}}, \overline{\mathrm{PGM}}$ at $\mathrm{V}_{\mathrm{IH}}$ and $\mathrm{V}_{\mathrm{PP}}$ at 12.5 V .

## ELECTRONIC SIGNATURE

The Electronic Signature mode allows the reading out of a binary code from an EPROM that will identify its manufacturer and type. This mode is intended for use by programming equipment for the purpose of automatically matching the device to be programmed with its corresponding programming algorithm. This mode is functional in the $25^{\circ} \mathrm{C}$ $\pm 5^{\circ} \mathrm{C}$ ambient temperature range that is required when programming the ST2764AP. To activate this mode, the programming equipment must force 11.5 V to 12.5 V on address line A9 (pin 24) of the ST2764AP. Two identifier bytes may than be sequenced from the device outputs by toggling address line AO (pin 10) from $\mathrm{V}_{\text {IL }}$ to $\mathrm{V}_{\text {IH }}$. All other address lines must be held at $\mathrm{V}_{\text {IL }}$ during Electronic Signature mode. Byte $0\left(A O=V_{1 L}\right)$ represents the manufacturer code and byte $1\left(A O=V_{I H}\right)$ the device identifier code. For the SGS-THOMSON ST2764AP, these two identifier bytes are given below. All identifiers for manufacturer and device codes will possess odd parity, with the MSB (07) defined as the parity bit.

ELECTRONIC SIGNATURE MODE

| PINS | A0 <br> $(10)$ | 07 <br> $(19)$ | 06 <br> $(18)$ | 05 <br> $(17)$ | 04 <br> $(16)$ | 03 <br> $(15)$ | 02 <br> $(13)$ | 01 <br> $(12)$ | O0 <br> $(11)$ | Hex <br> Data |
| :--- | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MANUFACTURER CODE | $V_{\text {IL }}$ | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | 20 |
| DEVICE CODE | $V_{\text {IH }}$ | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 08 |

PROGRAMMING OPERATION ( $T_{\mathrm{amb}}=25^{\circ} \mathrm{C} \pm 5^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{CC}}{ }^{(1)}=6 \mathrm{~V} \pm 0.25 \mathrm{~V}, \mathrm{~V}_{\mathrm{PP}}{ }^{(1)}=12.5 \mathrm{~V} \pm 0.3 \mathrm{~V}$ ) DC AND OPERATING CHARACTERISTIC

| Symbol | Parameter | Test Conditions | Values |  |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min. | Typ. | Max. |  |
| $\mathrm{I}_{\mathrm{LI}}$ | Input Current (All Inputs) | $\mathrm{V}_{\text {IN }}=\mathrm{V}_{\text {IL }}$ or $\mathrm{V}_{\text {IH }}$ |  |  | 10 | $\mu \mathrm{A}$ |
| $\mathrm{V}_{\text {IL }}$ | Input Low Level (All Inputs) |  | -0.1 |  | 0.8 | V |
| $\mathrm{V}_{\mathrm{IH}}$ | Input High Level |  | 2.0 |  | $\mathrm{V}_{\mathrm{CC}}$ | V |
| $\mathrm{V}_{\mathrm{OL}}$ | Output Low Voltage During Verify | $\mathrm{IOL}^{\prime}=2.1 \mathrm{~mA}$ |  |  | 0.45 | V |
| $\mathrm{V}_{\mathrm{OH}}$ | Output High Voltage During Verify | $\mathrm{l}_{\mathrm{OH}}=-400 \mu \mathrm{~A}$ | 2.4 |  |  | V |
| ${ }^{1} \mathrm{CC} 2$ | $\mathrm{V}_{\text {CC }}$ Supply Current (Program \& Verity) |  |  |  | 75 | mA |
| IPP2 | VPP Supply Current (Program) | $\overline{\mathrm{CE}}=\mathrm{V}_{\text {IL }}$ |  |  | 50 | mA |
| $V_{\text {ID }}$ | A9 Electronic Signature Voltage |  | 11.5 |  | 12.5 | V |

## AC CHARACTERISTICS

| Symbol | Parameter | Values |  |
| :---: | :--- | :--- | :---: | :---: | :---: | :---: |

## Notes:

1. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{P P}$
2. The length of the overprogram pulse may vary from 2.85 msec to 78.75 msec as a function of the iteration counter value $X$.
3. Initial Program Pulse width tolerance is $1 \mathrm{msec} \pm 5 \%$.
4. This parameter is only sampled and not $100 \%$ tested

Output Float is defined as the point where data is no longer driven (see timing diagram)

## PROGRAMMING WAVEFORMS



Notes:

1. The input timing reference level is 0.8 V for a $\mathrm{V}_{\mathrm{IL}}$ and 2 V for a $\mathrm{V}_{\mathrm{IH}}$.
2. Lof and IDFP are characteristics of the device but must be accommodated by the programmer
3. When programming the ST2764AP a $0.1 \mu \mathrm{~F}$ capacitor is required across $\mathrm{V}_{\mathrm{pp}}$ and GROUND to suppress spurious voltage transients which can damage the device

## FAST PROGRAMMING FLOWCHART



ORDERING INFORMATION

| Part Number | Access Time | Supply Voltage | Temp. Range | Package |
| :--- | :---: | :---: | :---: | :---: |
| ST2764A-18XCP | 180 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST2764A-20XCP | 200 ns | $5 \mathrm{~V}_{ \pm} 5 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST2764A-18CP | 180 ns | $5 \mathrm{~V}_{ \pm} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST2764A-20CP | 200 ns | $5 \mathrm{C} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST2764A-25CP | 250 ns | $5 \mathrm{~V}_{ \pm} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |
| ST2764A-30CP | 300 ns | $5 \mathrm{~V} \pm 10 \%$ | 0 to $+70^{\circ} \mathrm{C}$ | DIP-28 |

PACKAGE MECHANICAL DATA
28-PIN PLASTIC DIP


| Dim. | mm |  |  | inched |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Min | Typ | Max | Min | TV | Mar |
| A |  |  |  |  |  |  |
| a 1 |  | 0.02 |  |  | 0.025 |  |
| 日 |  | 0.45 |  |  | 0018 |  |
| $b 1$ | 028 |  | 0.31 | 0.009 |  | 0.012 |
| b 2 |  | 127 |  |  | 0050 |  |
| C |  |  |  |  |  |  |
| D |  |  | 37.34 |  |  | 1.470 |
| E | 1520 |  | 16.68 | 0598 |  | 0.667 |
| 8 |  | 254 |  |  | 0100 |  |
| 63 |  | 33.02 |  |  | 1300 |  |
| 04 |  |  |  |  |  |  |
| F |  |  | 14.10 |  |  | 0.555 |
| 1 |  | 4.45 |  |  | 0.175 |  |
| 1 |  | 3.30 |  |  | 0.130 |  |
| K1 |  |  |  |  |  |  |
| K2 |  |  |  |  |  |  |


[^0]:    Notes: 1. $V_{C C}$ must be applied simultaneously or before $V_{P P}$ and removed simultaneously or after $V_{p p}$
    2. Vpp may be connected directly to $V_{C C}$ except during programming

    The supply current would then be the sum of ICC and Ipp1.
    3. Typical values are for $T_{\text {amb }}=25^{\circ} \mathrm{C}$ and nominal supply voltages
    4. This parameter is only sampled and not $100 \%$ tested. Output Float is defined as the point where data is no longer driven-see timing diagram.
    5. This parameter is only sampled and is not 100\% tested.

