

SP8735B ÷8 AT 600MHz WITH BINARY OUTPUTS
SP8736B ÷8 AT 500MHz WITH BINARY OUTPUTS

The SP8735B and SP8736B are divide-by-eight circuits with binary outputs for operation from DC up to specified input frequencies of 600 MHz and 500 MHz respectively over a guaranteed temperature range of 0°C to +70°C.

These devices, optimised for counter applications in systems using both ECL and TTL, are intended to be operated between 0V and -5.2V power rails and to interface with TTL operating between 0V and +5V. The binary outputs and one of two carry outputs are TTL-compatible, while the second carry output is ECL-compatible. The clock input, which is normally capacitively coupled to the signal source, is gated by an ECL III/ECL 10K compatible input. The TTL-compatible reset forces the 0000 state regardless of the state of the other inputs.

FEATURES

- Direct Gating Capability at up to 600 MHz
- TTL Compatible Binary Outputs
- TTL and ECL Compatible Carry Outputs
- Power Consumption Less Than 450mW
- Wide Dynamic Input Range

APPLICATIONS

- Counters
- Timers
- Synthesisers

QUICK REFERENCE DATA

- Power Supplies : V_{cc} 0V
 V_{ee} -5.2V ± 0.25V
- Range of Clock Input Amplitude : 400 – 800 mV p-p
- Operating Temperature Range :
0°C to 70°C
- Frequency Range with Sinusoidal I/P : 40 – 600MHz (SP8735)
- Frequency Range with Square Wave I/P :
DC to 600MHz (SP8735)




Fig.1 Pin connections (viewed from top)




Fig.2 SP8735/6 logic diagram




Fig.3 ECL II to ECL 10K interface




Fig. 4 TTL output circuit diagram

ELECTRICAL CHARACTERISTICS (All types except where otherwise stated)

Test Conditions (unless otherwise stated):

T_{amb} 0°C to +70°C
 Power Supplies V_{CC} 0V
 V_{EE} -5.2V ± 0.25V

Characteristic	Value			Units	Conditions
	Min.	Typ.	Max.		
Clock input (pin 14) Max. input frequency SP8735B SP8736B	600 500			MHz MHz	Input voltage 400–800mVp-p
Min. input frequency with sinusoidal I/P			40	MHz	
Min. slew rate of square wave for correct operation down to DC			100	V/μs	
Clock inhibit input (pin 16) High level (inhibit) Low level Edge speed for correct operation at max. clock I/P frequency	-0.960		-1.650	V V	T _{amb} = +25°C (see note 1)
Reset input (pin 3) High level (reset) Low level Reset ON time	See note 2		+0.4	V ns	See note 2
TTL outputs A & B (pins 2 & 7) Output high level Output low level	+2.4		+0.4	V V	10k Ω resistor and 3 TTL gate from O/P to 5V rail (see note 3)
TTL carry output (pin 11) Output high level Output low level	+2.4		+0.4	V V	5k Ω resistor and 3 TTL gates from O/P to +5V rail
ECL carry output (pin 9) Output high level Output low level	-0.975		-1.375	V V	T _{amb} = +25°C External current = 0mA (See note 4)
Power supply drain current		70	90	mA	V _{EE} - 5.2V

NOTES

1. The clock inhibit input levels are compatible with the ECL III and ECL 10K levels throughout the temperature ranges specified.
2. For a high state, the reset input requires a more positive input level than the specified worst case TTL V_{OH} of +2.4V. Resetting should be done by connecting a 1.8k Ω resistor from the output of the driving TTL gate and only fanning out to the reset input of the SP8000 series devices.
3. These outputs are current sources which can be readily made TTL compatible voltages by connecting them to +5V via 10k Ω resistors (see Fig. 4).
4. The ECL carry output is compatible with ECL II throughout the temperature range but can be made compatible with ECL III using the simple interface shown in Fig. 3.




Fig.5 Typical operating diagram




Fig.6 Output waveforms

