

SP1600 SERIES

SP1692B

QUAD LINE RECEIVER

Four differential amplifiers with emitter followers intended for use in sensing differential signals over long lines.




Fig. 1 Logic diagram of SP1692

ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the do specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC 14A2CB or equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board.

Tem	perature	VIH max	VIL min	VIHA min	VILA max	VBB	VEE	1
	0°C	-0.840	-1.870	-1.135	-1.500	From	-5.2	1
	+25°C	-0.810	-1.850	-1.095	-1.485	Pin	5.2	1
	+75°C	-0.720	-1.830	-1.035	-1.035	9	-5.2	1
		TEST V	OLTAGE A	PLIED TO P	NS LISTED B	ELOW:		
Max	Unit	V _{tH max}	VIL min	VIHA min	VILA max	VBB	VEE	Gnd
-	mAdc	-	4,7,10,13	-	-	5,6,11,12	8	1,16
_	UAde	4	7 10 13		_	561112	8	1 16

TEST VOLTAGE VALUES

	Symbol	Under Test	0°C		+25°C		+75°C			TEST VOLTAGE AFFEIED TO FINS EISTED BELOW.						1
Characteristic			Min	Max	Min	Max	Min	Max	Unit	VtH max	VIL min	VIHA min	VILA max	VBB	VEE	Gnd
Power Supply Drain Current	1 _E	8	-	-	-	- 50	-	-	mAdc	-	4,7,10,13	-	-	5,6,11,12	8	1,16
Input Current	lin	4	-	-	-	250	-	-	μAdc	4	7,10,13	-	-	5,6,11,12	8	1,16
Input Leakage Current	I _R	4	-	-	-	100	-	-	μAdc	-	7,10,13	-	-	5,6,11,12	8,4	1,16
Logic "1" Output Voltage	VOH	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	7,10,13	4	-	-	5,6,11,12	8	1,16
Logic "0" Output Voltage	VOL	2	-1.870	-1.635	~1.850	-1.620	-1.830	-1.595	Vdc	4	7,10,13	-	-	5,6,11,12	8	1,16
Logic "1" Threshold Voltage	VOHA	2	-1.020	-	-0.980	-	-0.920	-	Vdc	-	7,10,13	-	4	5,6,11,12	8	1,16
Logic "O" Threshold Voltage	VOLA	2	-	-1.615	-	-1.600	-	-1.575	Vdc	-	7,10,13	4	-	5,6,11,12	8	1,16
Reference Voltage	VBS	9	1.375	1.275	-1.35	-1.25	-1.30	-1.20	Vdc	-	-	-	-	5,6,11,12	8	1,16
Switching Times (50 \Omega Load)	mes (50 \Omega Load)		Typ !	Max	Тур	p Max	Тур	Max		Pulse In		Pulse Out				
Propagation Delay	14-2+	2 2	1.0	1.5 1.7	1.0	1.5 1.7	1.1	1.7 1.9	ns				2	5,6,11,12	8	1,16
Rise Time	12+	2	1.4	2.1	1.4	2.1	1.5	2.3								
Fall Time	t2-	2	1.2	2.1	1.2	2.1	1.3	2.3	+				•		+	

SP1692 Test Limits



SUB-NANOSECOND LOGIC

SP16F60

DUAL 4-INPUT OR/NOR GATE

SP16F60 provides simultaneous OR-NOR output functions with the capability of driving 50 Ω lines. This device contains an internal bias reference voltage, ensuring that the threshold point is always in the centre of the transition region over the temperature range (-30°C to +85°C). Input pulldown resistors eliminate the need to tie unused inputs to VEE.

FEATURES

- Gate Switching Speed 550ps Typ.
- ECL III and ECL 10K Compatible
- 50Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation
- Pin and Power Compatible with SP1660

POSITIVE LOGIC ONVCC2 ONVCC2

Fig. 1 Logic diagram

APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems
- Nucleonics

ABSOLUTE MAXIMUM RATINGS

Power supply voltage | Vcc - VEE | 8V
Base input voltage OV to VEE
O/P source current <40mA
Storage temperature -55°C to +150°C
Junction operating temperature <+125C




Fig. 2 Circuit diagram

ELECTRICAL CHARACTERISTICS

This ECL circuit has been designed to meet the DC specifications shown in the characteristics table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC 14A2CB or equivalent) or a transverse air flow greater than 500 linear ft/min should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board. Test procedures are shown for only one gate. The other gates are tested in the same manner. Outputs are tested with a 50 Ω resistor to $-2.0\mathrm{V}$ DC.

			0						TEST VOLTAGE VALUES (V)						
									Test	VIN mes	Vit min	VIHA min	VILA	VEE	1
									-30°C	-0875	-1,890	-1.180	-1.515	-5.2	i
									+25°C	-0.810	-1.850	-1.095	-1485	-52	1
									+85°C	-0.700	-1.830	-1.025	-1440	-5.2	1
		Pin Under Test	SP16F60 Test Limits												
Characteristic	Symbol		-30	o°C	+25°C		+85°C		T	TEST	OLTAGE AP	PLIED TO PI	NS LISTED B	ELOW:	Vcc
CALLANIA			Min	Max	Min	Max	Min	Max	Units	VIH mas	VIL min	VIHA min	VILA men	VEE	IGnd1
Power Supply Drain Current	1 _E	8	Γ-	-	-	28	-	-	mA	-	-	-	-	8	1,16
Input Current	1, n H	-	-	-	-	350	-	-	μA		-	-	-	8	1,16
	l, a t	*	-	-	0.5	-	-	-	μA	-		-	-	8	1,16
NOR Logic 1	VOH	3	-1.045	-0.875	-0.960	-0.810	-1.690	-0.700	V	194.1	4	-	1.2	8	1,16
Output Vollage	•			1	1	1				-	5	-	_	1	1
				1 1		I	l		1 1	- 1	6	-	-		
1				1 1		1	1	1 1] [-	7	-	460	1 1	1
NOR Logic 0	Vol	3	-1.890	-1.650	-1.850	- 1 620	-1:330	-1 575	V	4	-	-	-	8	1,16
Output Voltage	-01	Ĩ	1	1	1	l ĭ	l i	1 1	1	5	-	-	_	Lī	1
							1		1 1	6	1 -		200		1 1
			,	↓		1 1	1)	1	1	7	-	-	-		
OR Logic 1	VOH	2	-1 045	-0.875	-0.960	-0.810	-0 8 90	-0.700	V	4	-		-	8	1.16
Output Voltage	VOH	1	-, 043	-0.8/3	1	-0.810	1-0 630	J-0 /00	l i	5	1	_	_	ĭ	1,70
Output Vollage				1		1 1				6	1				
		1		I ↓		1 1	1 1	↓			-	-	(1	1
		,	<u> </u>		-	-				7		-	L/E/		·
OR Logic 0	Vol	2	-1 890	1.650	- 1.850	-1,620	-1 830	-1 575	· V	-	4	-	-	8	1,16
Output Voltage								1		-	5	-	-		
		1 1		ı					1	-	6	4	0.4		
			∟'_		_'_	,		<u> </u>		-	7	-	24	'	
NOR Logic 1	VOHA	3	-1.065	-	-0.980	-	-0.910	-	V	-	-	-	4	8	1,16
Threshold Voltage			1 1	-	i 1	-		-		-	-	-	5		
· · · · · · · · · · · · · · · · · · ·				-		-	ll	10-1	l I	-	-	-	6		1 1
				-	<u> </u>	-		-		-	-	-	7		
NOR Logic 0	VOLA	3	-	-1.630	-	-1 600	-	-1.555	٧	-	~	4	14.	8	1,16
Threshold Voltage		1	-	1	-	1	+			-	-	5	-		
			-	ı	-	I	-		I I		_	6	-	1 1	
			-	1 1	-	, ,	-	ı •	1	-	-	7	14		'
OR Logic 1	VOHA	2	-1.065	-	-0 980	-	-0910	-	V	-	-	4	-	8	1,16
Threshold Voltage	544	1	l ï	_	l i	_	1	-	1	-	-	5	_	1	1
				-	i I	-		-		-	-	6	C		
		+	I +	-	•	-5	∤	200		-		, ,	-		
OR Logic 0	VOLA	2	-	-1.630	-	-1.600		-1.555	V	-		<u> </u>	4	8	1.16
Threshold Voltage	TOLA	i	_	1	_	1	3	1.333	1	_			5	l ĭ -	1
				1								- 5	6	1 1 .	
		1	-	1 4	-	1	-	1 1			-		, ,		
			-		-		-	Max	- 1		Pulse Out			-3.2V	+2.0V
Switching Times (50Ω Load)		١.	Typ	Max	Typ	Max	Typ			Puise in			1		1,16
Propagation Delay	tang.	3	-	-	0.55	0.13		-	ns	1 1	3	-	-	8	1,16
	4-2-	2	-	+	1 1	1	-	+	1	1 1	2	-	-		1
l	4.2.	2	-	-	I i		-	-	1 1	l l	2	-	-		
	14-3-	3	-		<u></u>	+	Der	-	1 +		3	-	-		1
Rise Time 20% to 80%	13.	3	1.5	2.1	04	0.6	-	-	ns.	4			-	8	1,16
	12.	2	1.5	2.1	0 35	0.6	-	-	ns	4	2	-	-	8	1,16
Fall Time 20% to 80%	11.	3	14	2.1	0.4	0.6	-	-	ns.	4	3	-	-	8	1,16
∠0% to 80%	t2 -	2	1.4	2.1	0.35	0.6	-	I -	ns.	4	1 2	1-2	1 _	l a	1,16




Fig. 3 Switching time test circuit and waveforms at +25°C

PACKAGE DETAILS

Dimensions are shown thus: mm (in)

