



SP1600 SERIES

ECL III

SP1692B

QUAD LINE RECEIVER

Four differential amplifiers with emitter followers intended for use in sensing differential signals over long lines.




Fig. 1 Logic diagram of SP1692

ELECTRICAL CHARACTERISTICS

This PECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC 14A2CB or equivalent) or a transverse air flow greater than 500 linear fpm should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board.

										@ Test Temperature	TEST VOLTAGE VALUES											
											V _{IH} max		V _{IL} min		V _{IHA} min		V _{ILA} max		V _{GB}		V _{EE}	
											0°C		+25°C		+75°C		From Pin 9					
											-0.840		-1.870		-1.135		-1.500				-5.2	
											-0.810		-1.850		-1.095		-1.485				-5.2	
											-0.720		-1.830		-1.035		-1.035				-5.2	
TEST VOLTAGE APPLIED TO PINS LISTED BELOW:																						
Characteristic		Symbol	Pin Under Test	SP1692 Test Limits						Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:								Gnd			
				0°C		+25°C		+75°C			V _{IH} max		V _{IL} min		V _{IHA} min		V _{ILA} max			V _{GB}		V _{EE}
Power Supply Drain Current		I _E	8	—	—	—	50	—	—	mAdc	4.7,10,13		—		—		5.6,11,12		8		1,16	
Input Current		I _{in}	4	—	—	—	250	—	—	μAdc	4		7,10,13		—		5.6,11,12		8		1,16	
Input Leakage Current		I _{IR}	4	—	—	—	100	—	—	μAdc	—		7,10,13		—		5.6,11,12		8,4		1,16	
Logic "1" Output Voltage		V _{OH}	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	7,10,13		4		—		5.6,11,12		8		1,16	
Logic "0" Output Voltage		V _{OL}	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	4		7,10,13		—		5.6,11,12		8		1,16	
Logic "1" Threshold Voltage		V _{OHA}	2	-1.020	—	-0.980	—	-0.920	—	Vdc	—		7,10,13		4		5.6,11,12		8		1,16	
Logic "0" Threshold Voltage		V _{OLA}	2	—	-1.615	—	-1.600	—	-1.575	Vdc	—		7,10,13		4		5.6,11,12		8		1,16	
Reference Voltage		V _{GB}	9	1.375	1.275	-1.35	-1.25	-1.30	-1.20	Vdc	—		—		—		5.6,11,12		8		1,16	
Switching Times (50Ω Load)																						
Propagation Delay		t ₄₋₂₊ t ₄₊₂₋	2	Typ	Max	Typ	Max	Typ	Max	ns	Pulse In		Pulse Out				5,6,11,12		8		1,16	
Rise Time		t ₂₊	2	1.4	2.1	1.4	2.1	1.5	2.3	↓	4		2									
Fall Time		t ₂₋	2	1.2	2.1	1.2	2.1	1.3	2.3	↓												

SP16F60

DUAL 4-INPUT OR/NOR GATE

SP16F60 provides simultaneous OR-NOR output functions with the capability of driving 50 Ω lines. This device contains an internal bias reference voltage, ensuring that the threshold point is always in the centre of the transition region over the temperature range (-30°C to $+85^{\circ}\text{C}$). Input pull-down resistors eliminate the need to tie unused inputs to V_{EE} .

FEATURES

- Gate Switching Speed 550ps Typ.
- ECL III and ECL 10K Compatible
- 50 Ω Line Driving Capability
- Operation With Unused I/Ps Open Circuit
- Low Supply Noise Generation
- Pin and Power Compatible with SP1660




Fig. 1 Logic diagram

APPLICATIONS

- Data Communications
- Instrumentation
- PCM Transmission Systems
- Nucleonics

ABSOLUTE MAXIMUM RATINGS

Power supply voltage | $V_{CC} - V_{EE}$ | 8V
 Base input voltage 0V to V_{EE}
 O/P source current < 40mA
 Storage temperature -55°C to $+150^{\circ}\text{C}$
 Junction operating temperature < $+125^{\circ}\text{C}$





Fig. 2 Circuit diagram

ELECTRICAL CHARACTERISTICS

This ECL circuit has been designed to meet the DC specifications shown in the characteristics table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC 14A2CB or equivalent) or a transverse air flow greater than 500 linear ft/min should be maintained while the circuit is in either a test socket or is mounted on a printed circuit board. Test procedures are shown for only one gate. The other gates are tested in the same manner. Outputs are tested with a 50 Ω resistor to $-2.0V$ DC.

SP16F60 Test Limits										TEST VOLTAGE VALUES (V)					V _{CC} (Gnd)					
										Temperature						V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}
										-30°C										
Characteristic	Symbol	Pin Under Test	-30°C		+25°C		+85°C		Units	TEST VOLTAGE APPLIED TO PINS LISTED BELOW:					V _{CC} (Gnd)					
			Min	Max	Min	Max	Min	Max		V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}						
			Min	Max	Min	Max	Min	Max		V _{IH} max	V _{IL} min	V _{IHA} min	V _{IHA} max	V _{EE}						
Power Supply Drain Current	I _g	8	—	—	—	28	—	—	mA	—	—	—	—	8	1.16					
Input Current	I _{in}	1	—	—	—	350	—	—	μA	—	—	—	—	8	1.16					
	I _{in}	4	—	—	0.5	—	—	—	μA	—	—	—	—	8	1.16					
NOR Logic 1 Output Voltage	V _{OH}	3	—1.045	—0.875	—0.960	—0.810	—1.690	—0.700	V	—	4	—	—	8	1.16					
										5	—	—	—							
										6	—	—	—							
										7	—	—	—							
NOR Logic 0 Output Voltage	V _{OL}	3	—1.890	—1.650	—1.850	—1.620	—1.330	—1.575	V	4	—	—	—	8	1.16					
										5	—	—	—							
										6	—	—	—							
										7	—	—	—							
OR Logic 1 Output Voltage	V _{OH}	2	—1.045	—0.875	—0.960	—0.810	—0.690	—0.700	V	4	—	—	—	8	1.16					
										5	—	—	—							
										6	—	—	—							
										7	—	—	—							
OR Logic 0 Output Voltage	V _{OL}	2	—1.890	—1.650	—1.850	—1.620	—1.830	—1.575	V	4	—	—	—	8	1.16					
										5	—	—	—							
										6	—	—	—							
										7	—	—	—							
NOR Logic 1 Threshold Voltage	V _{DHA}	3	—1.065	—	—0.980	—	—0.910	—	V	—	—	—	4	8	1.16					
										—	—	—	5							
										—	—	—	6							
										—	—	—	7							
NOR Logic 0 Threshold Voltage	V _{DLA}	3	—	—1.630	—	—1.600	—	—1.555	V	—	—	—	4	8	1.16					
										—	—	—	5							
										—	—	—	6							
										—	—	—	7							
OR Logic 1 Threshold Voltage	V _{DHA}	2	—1.065	—	—0.960	—	—0.910	—	V	—	—	—	4	8	1.16					
										—	—	—	5							
										—	—	—	6							
										—	—	—	7							
OR Logic 0 Threshold Voltage	V _{DLA}	2	—	—1.630	—	—1.600	—	—1.555	V	—	—	—	4	8	1.16					
										—	—	—	5							
										—	—	—	6							
										—	—	—	7							
Switching Times (50Ω Load) Propagation Delay	t _p	Typ	Max	Typ	Max	Typ	Max	Typ	Max	Pulse In	Pulse Out	—	—	—	—					
		3	—	—	0.55	0.8	—	—	—	4	3	—	—	8	1.16					
		2	—	—	—	—	—	—	—	—	2	—	—	8	1.16					
		2	—	—	—	—	—	—	—	—	2	—	—	8	1.16					
Rise Time 20% to 80%	t _r	3	1.5	2.1	0.4	0.6	—	—	ns	4	3	—	—	8	1.16					
	t _r	2	1.5	2.1	0.35	0.6	—	—	ns	4	2	—	—	8	1.16					
Fall Time 20% to 80%	t _f	3	1.4	2.1	0.4	0.6	—	—	ns	4	3	—	—	8	1.16					
	t _f	2	1.4	2.1	0.35	0.6	—	—	ns	4	2	—	—	8	1.16					

* Individually test each input applying V_{IH} or V_{IL} to the input under test.



PACKAGE DETAILS

Dimensions are shown thus : mm (in)

