## FEATURES

- Operate From 1.65 V to 3.6 V
- Inputs Accept Voltages to 5.5 V
- Max $\mathrm{t}_{\mathrm{pd}}$ of 7.4 ns at 3.3 V
- Typical $\mathrm{V}_{\text {olp }}$ (Output Ground Bounce) $<0.8 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$
- Typical $\mathrm{V}_{\mathrm{OHV}}$ (Output $\mathrm{V}_{\mathrm{OH}}$ Undershoot) $>2 \mathrm{~V}$ at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

SN54LVC652A... JT OR W PACKAGE
SN74LVC652A... DB, DW, NS, OR PW PACKAGE (TOP VIEW)

| CLKAB [ | $1 \cup_{24}$ | $\mathrm{V}_{\mathrm{CC}}$ |
| :---: | :---: | :---: |
| SAB [ | 223 | CLKBA |
| OEAB [ | 322 | SBA |
| A1 | 421 | $\overline{O E B A}$ |
| A2 | $5 \quad 20$ | B1 |
| A3 | $6 \quad 19$ | B2 |
| A4 | $7 \quad 18$ | B3 |
| A5 | $8 \quad 17$ | B4 |
| A6 | $9 \quad 16$ | B5 |
| A7 | $10 \quad 15$ | B6 |
| A8 | $11 \quad 14$ | B7 |
| GND | $12 \quad 13$ | B8 |

- Support Mixed-Mode Signal Operation on All Ports (5-V Input/Output Voltage With 3.3-V $\mathrm{V}_{\mathrm{cc}}$ )
- $I_{\text {off }}$ Supports Partial-Power-Down Mode Operation
- ESD Protection Exceeds JESD 22
- 2000-V Human-Body Model (A114-A)
- 200-V Machine Model (A115-A)
- 1000-V Charged-Device Model (C101)

SN54LVC652A... FK PACKAGE
(TOP VIEW)


NC - No internal connection

## DESCRIPTION/ORDERING INFORMATION

The SN54LVC652A octal bus transceiver and register is designed for $2.7-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation, and the SN74LVC652A octal bus transceiver and register is designed for $1.65-\mathrm{V}$ to $3.6-\mathrm{V} \mathrm{V}_{\mathrm{CC}}$ operation.

ORDERING INFORMATION

| TA | PACKAGE ${ }^{(1)}$ |  | ORDERABLE PART NUMBER | TOP-SIDE MARKING |
| :---: | :---: | :---: | :---: | :---: |
| $-40^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ | SOIC - DW | Tube of 25 | SN74LVC652ADW | LVC652A |
|  |  | Reel of 2000 | SN74LVC652ADWR |  |
|  | SOP - NS | Reel of 2000 | SN74LVC652ANSR | LVC652A |
|  | SSOP - DB | Reel of 2000 | SN74LVC652ADBR | LC652A |
|  | TSSOP - PW | Tube of 60 | SN74LVC652APW | LC652A |
|  |  | Reel of 2000 | SN74LVC652APWR |  |
|  |  | Reel of 250 | SN74LVC652APWT |  |
| $-55^{\circ} \mathrm{C}$ to $125^{\circ} \mathrm{C}$ | CDIP - JT | Tube of 15 | SNJ54LVC652AJT | SNJ54LVC652AJT |
|  | CFP - W | Tube of 85 | SNJ54LVC652AW | SNJ54LVC652AW |
|  | LCCC - FK | Tube of 42 | SNJ54LVC652AFK | SNJ54LVC652AFK |

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

SCAS303L-JANUARY 1993-REVISED SEPTEMBER 2005

## DESCRIPTION/ORDERING INFORMATION (CONTINUED)

These devices consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.
Output-enable (OEAB and $\overline{O E B A}$ ) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. A low input selects real-time data, and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that are performed with the 'LVC652A devices.
Data on the A or B data bus, or both, is stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs, regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input. When all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Inputs can be driven from either $3.3-\mathrm{V}$ or $5-\mathrm{V}$ devices. This feature allows the use of these devices as translators in a mixed $3.3-\mathrm{V} / 5-\mathrm{V}$ system environment.
These devices are fully specified for partial-power-down applications using $\mathrm{I}_{\text {off. }}$. The $\mathrm{I}_{\text {off }}$ circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.
To ensure the high-impedance state during power up or power down, $\overline{O E B A}$ should be tied to $\mathrm{V}_{\mathrm{CC}}$ through a pullup resistor and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking/current-sourcing capability of the driver.

FUNCTION TABLE

| INPUTS |  |  |  |  |  | DATA I/O ${ }^{(1)}$ |  | OPERATION OR FUNCTION |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| OEAB | OEBA | CLKAB | CLKBA | SAB | SBA | A1-A8 | B1-B8 |  |
| L | H | H or L | H or L | X | X | Input | Input | Isolation |
| L | H | $\uparrow$ | $\uparrow$ | X | X | Input | Input | Store A and B data |
| X | H | $\uparrow$ | H or L | X | X | Input | Unspecified ${ }^{(2)}$ | Store A, hold B |
| H | H | $\uparrow$ | $\uparrow$ | $\mathrm{X}^{(2)}$ | X | Input | Output | Store A in both registers |
| L | X | H or L | $\uparrow$ | X | X | Unspecified ${ }^{(2)}$ | Input | Hold A, store B |
| L | L | $\uparrow$ | $\uparrow$ | X | $\mathrm{X}^{(2)}$ | Output | Input | Store $B$ in both registers |
| L | L | X | X | X | L | Output | Input | Real-time $B$ data to $A$ bus |
| L | L | X | H or L | X | H | Output | Input | Stored $B$ data to $A$ bus |
| H | H | X | X | L | X | Input | Output | Real-time $A$ data to $B$ bus |
| H | H | H or L | X | H | X | Input | Output | Stored $A$ data to $B$ bus |
| H | L | H or L | H or L | H | H | Output | Output | Stored A data to B bus and stored $B$ data to $A$ bus |

(1) The data-output functions can be enabled or disabled by a variety of level combinations at OEAB or OEBA. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.
(2) Select control = L; clocks can occur simultaneously. Select control $=\mathrm{H}$; clocks must be staggered to load both registers.


Figure 1. Bus-Management Functions

LOGIC DIAGRAM (POSITIVE LOGIC)


Pin numbers shown are for the DB, DW, JT, NS, PW, and W packages.

## OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

www.ti.com

## Absolute Maximum Ratings ${ }^{(1)}$

over operating free-air temperature range (unless otherwise noted)

|  |  |  | MIN | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CC}}$ | Supply voltage range |  | -0.5 | 6.5 | V |
| $V_{1}$ | Input voltage range |  | -0.5 | 6.5 | V |
| $\mathrm{V}_{0}$ | Voltage range applied to any output in the high-impedance or power-off state ${ }^{(2)}$ |  | -0.5 | 6.5 | V |
| $\mathrm{V}_{\mathrm{O}}$ | Voltage range applied to any output in the high or low state ${ }^{(2)(3)}$ |  | -0.5 | $\mathrm{V}_{C C}+0.5$ | V |
| $\mathrm{I}_{1}$ | Input clamp current | $\mathrm{V}_{1}<0$ |  | -50 | mA |
| l OK | Output clamp current | $\mathrm{V}_{\mathrm{O}}<0$ |  | -50 | mA |
| $\mathrm{I}_{0}$ | Continuous output current |  |  | $\pm 50$ | mA |
| Continuous current through $\mathrm{V}_{\mathrm{CC}}$ or GND |  |  |  | $\pm 100$ | mA |
| $\theta_{\mathrm{JA}}$ | Package thermal impedance ${ }^{(4)}$ | DB package |  | 63 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
|  |  | DW package |  | 46 |  |
|  |  | NS package |  | 65 |  |
|  |  | PW package |  | 88 |  |
| $\mathrm{T}_{\text {stg }}$ | Storage temperature range |  | -65 | 150 | ${ }^{\circ} \mathrm{C}$ |

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.
(3) The value of $\mathrm{V}_{\mathrm{cc}}$ is provided in the recommended operating conditions table.
(4) The package thermal impedance is calculated in accordance with JESD 51-7.

Recommended Operating Conditions ${ }^{(1)}$

(1) All unused inputs of the device must be held at $\mathrm{V}_{\mathrm{CC}}$ or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

## Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER |  | TEST CONDITIONS |  | $\mathrm{V}_{\mathrm{cc}}$ | SN54LVC652A |  |  | SN74LVC652A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MIN | TYP(1) |  | MAX | MIN | TYP(1) | MAX |  |
| $\mathrm{V}_{\mathrm{OH}}$ |  |  |  | $\mathrm{IOH}^{\text {a }}=-100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  |  |  | $\mathrm{V}_{\text {CC }}-0.2$ |  |  | V |
|  |  | 2.7 V to 3.6 V | $\mathrm{V}_{\mathrm{CC}}-0.2$ |  |  |  |  |  |  |  |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-4 \mathrm{~mA}$ |  | 1.65 V |  |  |  | 1.2 |  |  |  |  |
|  |  | $\mathrm{l}_{\mathrm{OH}}=-8 \mathrm{~mA}$ |  | 2.3 V |  |  |  | 1.7 |  |  |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-12 \mathrm{~mA}$ |  | 2.7 V | 2.2 |  |  | 2.2 |  |  |  |  |
|  |  | 3 V | 2.4 |  |  | 2.4 |  |  |  |  |
|  |  | $\mathrm{I}_{\mathrm{OH}}=-24 \mathrm{~mA}$ |  | 3 V | 2.2 |  |  | 2.2 |  |  |  |  |
| $\mathrm{V}_{\text {OL }}$ |  |  |  | $\mathrm{l}_{\mathrm{OL}}=100 \mu \mathrm{~A}$ |  | 1.65 V to 3.6 V |  |  |  |  |  | 0.2 | V |
|  |  | 2.7 V to 3.6 V | 0.2 |  |  |  |  |  |  |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=4 \mathrm{~mA}$ |  |  |  | 1.65 V |  |  |  |  |  | 0.45 |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=8 \mathrm{~mA}$ |  | 2.3 V |  |  |  |  |  | 0.7 |  |  |
|  |  | $\mathrm{I}_{\mathrm{OL}}=12 \mathrm{~mA}$ |  | 2.7 V |  |  | 0.4 |  |  | 0.4 |  |  |
|  |  | $\mathrm{l}_{\mathrm{OL}}=24 \mathrm{~mA}$ |  | 3 V |  |  | 0.55 |  |  | 0.55 |  |  |
| 1 | Control inputs | $\mathrm{V}_{1}=0$ to 5.5 V |  | 3.6 V |  |  | $\pm 5$ |  |  | $\pm 5$ | $\frac{\mu \mathrm{A}}{\mu \mathrm{~A}}$ |  |
| $\mathrm{I}_{\text {off }}$ |  | $\mathrm{V}_{1}$ or $\mathrm{V}_{\mathrm{O}}=5.5 \mathrm{~V}$ |  | 0 |  |  |  |  |  | $\pm 10$ |  |  |
| $\mathrm{l}_{\mathrm{Oz}}{ }^{(2)}$ |  | $\mathrm{V}_{\mathrm{O}}=0$ to 5.5 V |  | 3.6 V |  |  | $\pm 15$ |  |  | $\pm 10$ | $\mu \mathrm{A}$ |  |
| $\mathrm{I}_{\mathrm{CC}}$ |  | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND | $\mathrm{I}_{0}=0$ | 3.6 V |  |  | 10 |  |  | 10 | $\mu \mathrm{A}$ |  |
|  |  | $3.6 \mathrm{~V} \leq \mathrm{V}_{1} \leq 5.5 \mathrm{~V}^{(3)}$ |  |  |  |  | 10 |  |  | 10 |  |  |
| $\Delta \mathrm{l}_{\mathrm{CC}}$ |  | One input at $\mathrm{V}_{\mathrm{CC}}-0.6 \mathrm{~V}$, Other inputs at $V_{C C}$ or GND |  | 2.7 V to 3.6 V |  |  | 500 |  |  | 500 | $\mu \mathrm{A}$ |  |
| $\mathrm{C}_{\mathrm{i}}$ | Control inputs | $\mathrm{V}_{1}=\mathrm{V}_{\mathrm{CC}}$ or GND |  | 3.3 V |  | 4.5 |  |  | 4.5 |  | pF |  |
| $\mathrm{C}_{\mathrm{io}}$ | A or B port | $\mathrm{V}_{\mathrm{O}}=\mathrm{V}_{\text {CC }}$ or GND |  | 3.3 V |  | 7.5 |  |  | 7.5 |  | pF |  |

(1) All typical values are at $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$.
(2) For I/O ports, the parameter $\mathrm{I}_{\mathrm{Oz}}$ includes the input leakage current.
(3) This applies in the disabled state only.

## Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

|  |  | SN54LVC652A |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\mathrm{V}_{\mathrm{cc}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | 80 |  | 100 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration | 3.3 |  | 3.3 |  | ns |
| $\mathrm{t}_{\text {su }}$ | Setup time, data before CLK $\uparrow$ | 1.6 |  | 1.5 |  | ns |
| $\mathrm{th}^{\text {r }}$ | Hold time, data after CLK $\uparrow$ | 0.5 |  | 1.5 |  | ns |

## Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

|  |  | SN74LVC652A |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {clock }}$ | Clock frequency |  | (1) |  | (1) |  | 80 |  | 100 | MHz |
| $\mathrm{t}_{\mathrm{w}}$ | Pulse duration | ${ }^{(1)}$ |  | (1) |  | 3.3 |  | 3.3 |  | ns |
|  | Setup time, data before CLK $\uparrow$ | ${ }^{(1)}$ |  | ${ }^{(1)}$ |  | 1.9 |  | 1.9 |  | ns |
|  | Hold time, data after CLK $\uparrow$ | (1) |  | (1) |  | 1.5 |  | 1.7 |  | ns |

(1) This information was not available at the time of publication.

## Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | SN54LVC652A |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ | $\begin{gathered} \mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  | 80 | 100 |  | MHz |
| $\mathrm{t}_{\mathrm{pd}}$ | A or B | B or A | 7.8 | 1 | 7.4 | ns |
|  | CLK | A or B | 8.4 | 1 | 8 |  |
|  | SAB or SBA | B or A | 9.6 | 1 | 8.7 |  |
| $t_{\text {en }}$ | OEBA | A | 8.9 | 1 | 7.4 | ns |
| $\mathrm{t}_{\text {dis }}$ | $\overline{\text { OEBA }}$ | A | 8.1 | 1 | 7.5 | ns |
| $\mathrm{t}_{\text {en }}$ | OEAB | B | 8.6 | 1 | 7.1 | ns |
| $\mathrm{t}_{\text {dis }}$ | OEAB | B | 7.7 | 1 | 7.4 | ns |

## Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | $\begin{gathered} \text { TO } \\ \text { (OUTPUT) } \end{gathered}$ | SN74LVC652A |  |  |  |  |  |  |  | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=1.8 \mathrm{~V} \\ \pm 0.15 \mathrm{~V} \end{gathered}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=2.5 \mathrm{~V} \\ \pm 0.2 \mathrm{~V} \end{gathered}$ |  | $\mathrm{V}_{\mathrm{CC}}=2.7 \mathrm{~V}$ |  | $\begin{gathered} \mathrm{V}_{\mathrm{cc}}=3.3 \mathrm{~V} \\ \pm 0.3 \mathrm{~V} \end{gathered}$ |  |  |
|  |  |  | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX |  |
| $\mathrm{f}_{\text {max }}$ |  |  | (1) |  | (1) |  | 80 |  | 100 |  | MHz |
| $\mathrm{t}_{\text {pd }}$ | $A$ or B | B or A | (1) | (1) | (1) | (1) |  | 7.8 | 1.5 | 7.4 | ns |
|  | CLK | A or B | (1) | (1) | (1) | (1) |  | 8.4 | 1.5 | 8 |  |
|  | SAB or SBA | $B$ or $A$ | (1) | (1) | (1) | (1) |  | 9.6 | 1.5 | 8.7 |  |
| $\mathrm{t}_{\text {en }}$ | $\overline{\text { OEBA }}$ | A | (1) | (1) | (1) | (1) |  | 8.9 | 1.5 | 7.4 | ns |
| $\mathrm{t}_{\text {dis }}$ | OEBA | A | (1) | (1) | (1) | (1) |  | 8.1 | 1.5 | 7.5 | ns |
| $\mathrm{t}_{\text {en }}$ | OEAB | B | (1) | (1) | (1) | (1) |  | 8.6 | 1.5 | 7.1 | ns |
| $\mathrm{t}_{\text {dis }}$ | OEAB | B | ${ }^{(1)}$ | (1) | ${ }^{(1)}$ | (1) |  | 7.7 | 1.5 | 7.4 | ns |

(1) This information was not available at the time of publication.

SN54LVC652A, SN74LVC652A
OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS
INSTRUMENTS
SCAS303L-JANUARY 1993-REVISED SEPTEMBER 2005

## Operating Characteristics

$\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| PARAMETER |  |  | TEST CONDITIONS | $\mathrm{V}_{\mathrm{CC}}=1.8 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=2.5 \mathrm{~V}$ | $\mathrm{V}_{\mathrm{CC}}=3.3 \mathrm{~V}$ | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | TYP | TYP | TYP |  |
| $\mathrm{C}_{\mathrm{pd}}$ | Power dissipation capacitance per transceiver | Outputs enabled |  | $\mathrm{f}=10 \mathrm{MHz}$ | (1) | (1) | 84 | pF |
|  |  | Outputs disabled | (1) |  | (1) | 9.5 |  |  |

(1) This information was not available at the time of publication.

## PARAMETER MEASUREMENT INFORMATION




VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS


Voltage waveforms SETUP AND HOLD TIMES


[^0]NOTES: A. $C_{L}$ includes probe and jig capacitance.
B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
C. All input pulses are supplied by generators having the following characteristics: $\mathrm{PRR} \leq 10 \mathrm{MHz}, \mathrm{Z}_{\mathrm{O}}=50 \Omega$.
D. The outputs are measured one at a time, with one transition per measurement.
E. $t_{P L Z}$ and $t_{P H Z}$ are the same as $\mathrm{t}_{\text {dis }}$.
F. tpzL and tPZH are the same as ten.
G. $t_{P L H}$ and $t_{P H L}$ are the same as $t_{\text {pd }}$.
H. All parameters and waveforms are not applicable to all devices.

Figure 2. Load Circuit and Voltage Waveforms

## PACKAGING INFORMATION

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/ Ball Finish | MSL Peak Temp ${ }^{(3)}$ | Samples <br> (Requires Login) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5962-9762701Q3A | ACTIVE | LCCC | FK | 28 | 1 | TBD | Call TI | Call TI |  |
| 5962-9762701QKA | ACTIVE | CFP | W | 24 | 1 | TBD | Call TI | Call TI |  |
| 5962-9762701QLA | ACTIVE | CDIP | JT | 24 | 1 | TBD | Call TI | Call TI |  |
| SN74LVC652ADBLE | OBSOLETE | SSOP | DB | 24 |  | TBD | Call TI | Call Tl |  |
| SN74LVC652ADW | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| SN74LVC652ADWE4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| SN74LVC652ADWG4 | ACTIVE | SOIC | DW | 24 | 25 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| SN74LVC652ADWR | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| SN74LVC652ADWRE4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| SN74LVC652ADWRG4 | ACTIVE | SOIC | DW | 24 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| SN74LVC652APW | ACTIVE | TSSOP | PW | 24 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| SN74LVC652APWE4 | ACTIVE | TSSOP | PW | 24 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| SN74LVC652APWG4 | ACTIVE | TSSOP | PW | 24 | 60 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| SN74LVC652APWLE | OBSOLETE | TSSOP | PW | 24 |  | TBD | Call TI | Call TI |  |
| SN74LVC652APWR | ACTIVE | TSSOP | PW | 24 | 2000 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| SN74LVC652APWRE4 | ACTIVE | TSSOP | PW | 24 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| SN74LVC652APWRG4 | ACTIVE | TSSOP | PW | 24 | 2000 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| SN74LVC652APWT | ACTIVE | TSSOP | PW | 24 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |
| SN74LVC652APWTE4 | ACTIVE | TSSOP | PW | 24 | 250 | Green (RoHS \& no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM |  |

INSTRUMENTS

| Orderable Device | Status ${ }^{(1)}$ | Package Type | Package Drawing | Pins | Package Qty | Eco Plan ${ }^{(2)}$ | Lead/ Ball Finish | MSL Peak Temp ${ }^{(3)}$ | Samples <br> (Requires Login) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74LVC652APWTG4 | ACTIVE | TSSOP | PW | 24 | 250 | Green (RoHS \& no $\mathrm{Sb} / \mathrm{Br}$ ) | CU NIPDAU | Level-1-260C-UNLIM |  |
| SNJ54LVC652AFK | ACTIVE | LCCC | FK | 28 | 1 | TBD | POST-PLATE | N / A for Pkg Type |  |
| SNJ54LVC652AJT | ACTIVE | CDIP | JT | 24 | 1 | TBD | A42 | N / A for Pkg Type |  |
| SNJ54LVC652AW | ACTIVE | CFP | W | 24 | 1 | TBD | A42 | N / A for Pkg Type |  |

${ }^{(1)}$ The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
${ }^{(2)}$ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS \& no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.
TBD: The $\mathrm{Pb}-\mathrm{Free} / \mathrm{Green}$ conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed $0.1 \%$ by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS \& no Sb/Br): Tl defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed $0.1 \%$ by weight in homogeneous material)
${ }^{(3)}$ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
mportant Information and Disclaimer:The information provided on this page represents Tl's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall Tl's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN54LVC652A, SN74LVC652A :

- Catalog: SN74LVC652A
- Military: SN54LVC652A INSTRUMENTS


## NOTE: Qualified Version Definitions

- Catalog - TI's standard catalog product
- Military - QML certified for Military and Defense Applications


## TAPE AND REEL INFORMATION

REEL DIMENSIONS


W1

TAPE AND REEL INFORMATION
*All dimensions are nominal

| Device | Package <br> Type | Package <br> Drawing | Pins | SPQ | Reel <br> Diameter <br> $(\mathbf{m m})$ | Reel <br> Width <br> W1 <br> $(\mathbf{m m})$ | A0 <br> $(\mathbf{m m})$ | B0 <br> $(\mathbf{m m})$ | K0 <br> $(\mathbf{m m})$ | P1 <br> $(\mathbf{m m})$ | W <br> $(\mathbf{m m})$ | Pin1 <br> Quadrant |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74LVC652ADWR | SOIC | DW | 24 | 2000 | 330.0 | 24.4 | 10.75 | 15.7 | 2.7 | 12.0 | 24.0 | Q1 |
| SN74LVC652APWR | TSSOP | PW | 24 | 2000 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |
| SN74LVC652APWT | TSSOP | PW | 24 | 250 | 330.0 | 16.4 | 6.95 | 8.3 | 1.6 | 8.0 | 16.0 | Q1 |


*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| SN74LVC652ADWR | SOIC | DW | 24 | 2000 | 367.0 | 367.0 | 45.0 |
| SN74LVC652APWR | TSSOP | PW | 24 | 2000 | 367.0 | 367.0 | 38.0 |
| SN74LVC652APWT | TSSOP | PW | 24 | 250 | 367.0 | 367.0 | 38.0 |



NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Index point is provided on cap for terminal identification.
E. Falls within MIL STD 1835 GDIP3-T24, GDIP4-T28, and JEDEC MO-058 AA, MO-058 AB


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice
C. This package can be hermetically sealed with a ceramic lid using glass frit.
D. Falls within MIL-STD-1835 GDFP2-F24 and JEDEC MO-070AD
E. Index point is provided on cap for terminal identification only.

FK (S-CQCC-N**)
LEADLESS CERAMIC CHIP CARRIER 28 TERMINAL SHOWN


NOTES: A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
C. This package can be hermetically sealed with a metal lid.
D. Falls within JEDEC MS-004

DW (R-PDSO-G24) PLASTIC SMALL OUTLINE


NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed $0.006(0,15)$.
D. Falls within JEDEC MS-013 variation AD.


NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Refer to IPC7351 for alternate board design.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

PW (R-PDSO-G24)


NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
B. This drawing is subject to change without notice.

C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shal not exceed 0,15 each side
(D) Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
E. Falls within JEDEC MO-153
PW (R-PDSO-G24)

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Publication IPC-7351 is recommended for alternate design.
D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.


| DIM PINS ** | $\mathbf{1 4}$ | $\mathbf{1 6}$ | $\mathbf{2 0}$ | $\mathbf{2 4}$ | $\mathbf{2 8}$ | $\mathbf{3 0}$ | $\mathbf{3 8}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| A MAX | 6,50 | 6,50 | 7,50 | 8,50 | 10,50 | 10,50 | 12,90 |
| A MIN | 5,90 | 5,90 | 6,90 | 7,90 | 9,90 | 9,90 | 12,30 |

NOTES: A. All linear dimensions are in millimeters.
B. This drawing is subject to change without notice.
C. Body dimensions do not include mold flash or protrusion not to exceed 0,15.
D. Falls within JEDEC MO-150

## IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to Tl's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in Tl's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.
TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Tl is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, Tl's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.
TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

## Products

| Audio | www.ti.com/audio |
| :---: | :---: |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | $\underline{\text { microcontroller.ti.com }}$ |
| RFID | www.ti-rfid.com |
| OMAP Mobile Processors | www.ti.com/omap |
| Wireless Connectivity | www.ti.com/wirelessconnectivity |

## Applications

| Automotive and Transportation | www.ti.com/automotive |
| :--- | :--- |
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | $\underline{\text { www.ti.com/computers }}$ |
| Consumer Electronics | $\underline{\text { www.ti.com/consumer-apps }}$ |
| Energy and Lighting | $\underline{\text { www.ti.com/energy }}$ |
| Industrial | $\underline{\text { www.ti.com/industrial }}$ |
| Medical | $\underline{\text { www.ti.com/medical }}$ |
| Security | $\underline{\text { www.ti.com/security }}$ |
| Space, Avionics and Defense | www.ti.com/video |
| Video and Imaging | $\underline{\text { e2e.ti.com }}$ |
| TI E2E Community |  |

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated


[^0]:    VOLTAGE WAVEFORMS
    ENABLE AND DISABLE TIMES LOW- AND HIGH-LEVEL ENABLING

