
#### **FEATURES**

- Available in the Texas Instruments
   NanoFree™ Package
- Supports 5-V V<sub>CC</sub> Operation
- Inputs Accept Voltages to 5.5 V
- One Buffered Inverter With Schmitt-Trigger Input and Two Unbuffered Inverters
- Integrated Solution for Oscillator Applications
- Suitable for Commonly Used Clock Frequencies:
  - 15 kHz, 3.58 MHz, 4.43 MHz, 13 MHz,
     25 MHz, 26 MHz, 27 MHz, 28 MHz
- Control Input to Disable the Oscillator Circuit

- Low Power Consumption (10-μA Max I<sub>CC</sub>) in Standby State
- ±24-mA Output Drive at 3.3 V
- I<sub>off</sub> Supports Partial-Power-Down Mode Operation
- Latch-Up Performance Exceeds 100 mA Per JESD 78. Class II
- ESD Protection Exceeds JESD 22
  - 2000-V Human-Body Model (A114-A)
  - 200-V Machine Model (A115-A)
  - 1000-V Charged-Device Model (C101)



See mechanical drawings for dimensions.

## **DESCRIPTION/ORDERING INFORMATION**

This device consists of one inverter with a Schmitt-trigger input and two unbuffered inverters. It is designed for 1.65-V to 5.5-V  $V_{CC}$  operation.

### **ORDERING INFORMATION**

T <sub>A</sub>	PACKAGE <sup>(1)</sup>		ORDERABLE PART NUMBER	TOP-SIDE MARKING(2)
–40°C to 85°C	NanoFree™ – WCSP (DSBGA) 0.23-mm Large Bump – YZP (Pb-free)	Reel of 3000	SN74LVC1404YZPR	44_
.5 5 15 55 5	SSOP - DCT	Reel of 3000	SN74LVC1404DCTR	CA4
	VSSOP - DCU	Reel of 3000	SN74LVC1404DCUR	CA4_

<sup>(1)</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

NanoFree is a trademark of Texas Instruments.

<sup>(2)</sup> DCT: The actual top-side marking has three additional characters that designate the year, month, and assembly/test site.

DCU: The actual top-side marking has one additional character that designates the assembly/test site.

YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code, and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition (1 = SnPb, ● = Pb-free).



# **DESCRIPTION/ORDERING INFORMATION (CONTINUED)**

XIN and XOUT pins can be connected to a crystal or resonator in oscillator applications. The device provides an additional unbuffered inverter (OSCOUT) and a Schmitt-trigger input inverter for signal conditioning (see Figure 3). The control (CTRL) input disables the oscillator circuit to reduce power consumption. The oscillator circuit is disabled and the XOUT output is set to low level when CTRL is low. To ensure the oscillator circuit remains disabled during power up or power down, CTRL should be connected to GND through a pulldown resistor. The minimum value of the resistor is determined by the current-sourcing capability of the driver.

This device is fully specified for partial-power-down applications using  $I_{\text{off}}$ . The  $I_{\text{off}}$  circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.


NanoFree™ package technology is a major breakthrough in IC packaging concepts, using the die as the package.


### **FUNCTION TABLES**

INPL	JTS	OU	TPUTS
CTRL	XIN	XOUT	OSCOUT
Н	L	Н	L
Н	Н	L	Н
L	X	L	Н

INPUT A	OUTPUT Y
L	Н
Н	L

## **LOGIC DIAGRAM (POSITIVE LOGIC)**





# Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
$V_{CC}$	Supply voltage range		-0.5	6.5	V
VI	Input voltage range (2)	XIN, A, CTRL inputs	-0.5	6.5	V
Vo	Voltage range applied to any output in the high-impedance or power-off state (2)	Y output	-0.5	6.5	V
Vo	Voltage range applied to any output in the high or low state (2)(3)	XOUT, OSCOUT	-0.5	V <sub>CC</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current	V <sub>I</sub> < 0		-50	mA
I <sub>OK</sub>	Output clamp current	V <sub>O</sub> < 0		-50	mA
Io	Continuous output current			±50	mA
	Continuous current through V <sub>CC</sub> or GND			±100	mA
		DCT package		220	
$\theta_{JA}$	Package thermal impedance <sup>(4)</sup>	DCU package		227	°C/W
		YZP package		102	
T <sub>stg</sub>	Storage temperature range		-65	150	°C

<sup>(1)</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input and output negative-voltage ratings may be exceeded if the input and output current ratings are observed.

# Recommended Operating Conditions<sup>(1)</sup>

			MIN	MAX	UNIT		
\/	Cumply voltage	Operating	1.65	5.5	V		
$V_{CC}$	Supply voltage	Data retention only	1.5		V		
VI	Input voltage (XIN, CTRL, A inputs)		0	5.5	V		
Vo	Output voltage (XOUT, OSCOUT, Y outputs)		0	$V_{CC}$	V		
		V <sub>CC</sub> = 1.65 V		-4			
		V <sub>CC</sub> = 2.3 V		-8			
I <sub>OH</sub>	High-level output current (OSCOUT, XOUT, Y outputs)	V 2 V		-16	mA		
		$V_{CC} = 3 V$		-24			
		V <sub>CC</sub> = 4.5 V		-32			
		V <sub>CC</sub> = 1.65 V		4			
		V <sub>CC</sub> = 2.3 V		8			
$I_{OL}$	Low-level output current (OSCOUT, XOUT, Y outputs)	V 2 V		16	mA		
		$V_{CC} = 3 V$		24			
		V <sub>CC</sub> = 4.5 V		32			
I <sub>OL</sub> (2)	Low-level output current (XOUT)	V <sub>CC</sub> = 1.65 V		2	mA		
		$V_{CC} = 1.8 \text{ V} \pm 0.15 \text{ V}$		20			
A + / A > .	lanut transition rice/fall time (CTDL input)	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$		20	2011		
Δt/Δv	Input transition rise/fall time (CTRL input)	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		10	ns/V		
		$V_{CC} = 5 \text{ V} \pm 0.5 \text{ V}$		5			
T <sub>A</sub>	Operating free-air temperature		-40	85	°C		

<sup>(1)</sup> All unused inputs of the device must be held at V<sub>CC</sub> or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

<sup>(3)</sup> The value of V<sub>CC</sub> is provided in the recommended operating conditions table.

<sup>(4)</sup> The package thermal impedance is calculated in accordance with JESD 51-7.

<sup>(2)</sup> CTRL = Low, XIN = GND

# SN74LVC1404 **OSCILLATOR DRIVER** FOR CRYSTAL OSCILLATOR OR CERAMIC RESONATOR

SCES469D-AUGUST 2003-REVISED JANUARY 2007



## **Electrical Characteristics**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS			V <sub>cc</sub>	MIN	TYP <sup>(1)</sup> MA	UNIT
					1.65 V	0.79	1.1	6
V <sub>T+</sub>					2.3 V	1.11	1.5	3
Positive- going	A input				3 V	1.5	1.8	7 V
threshold					4.5 V	2.16	2.7	1
					5.5 V	2.61	3.3	3
					1.65 V	0.39	0.6	2
$V_{T-}$					2.3 V	0.58	0.8	7
Negative- going					3 V	0.84	1.1	4 V
threshold					4.5 V	1.41	1.7	9
					5.5 V	1.87	2.2	9
				1.65 V	0.37	0.6	2	
$\Delta V_{T}$					2.3 V	0.48	0.7	7
hysteresis	A input				3 V	0.56	0.8	7 V
$(V_T+ - V_T-)$					4.5 V	0.71	1.0	4
				5.5 V	0.71	1.1	1	
		$I_{OH} = -100 \mu$ A			1.65 V to 5.5 V	V <sub>CC</sub> - 0.1		
		$I_{OH} = -4 \text{ mA}$			1.65 V	1.2		
(2)		$I_{OH} = -8 \text{ mA}$	$I_{OH} = -8 \text{ mA}$			1.9		V
V <sub>OH</sub> <sup>(2)</sup>		I <sub>OH</sub> = −16 mA			3 V	2.4		v
		$I_{OH} = -24 \text{ mA}$			3 V	2.3		
		$I_{OH} = -32 \text{ mA}$			4.5 V	3.8		
		$I_{OL} = 100 \mu A$			1.65 V to 5.5 V		0.	1
		I <sub>OL</sub> = 4 mA			1.65 V		0.4	5
V (2)		I <sub>OL</sub> = 8 mA			2.3 V		0.	3 V
V <sub>OL</sub> <sup>(2)</sup>		I <sub>OL</sub> = 16 mA			3 V		0.	
		$I_{OL} = 24 \text{ mA}$			3 V		0.5	5
		I <sub>OL</sub> = 32 mA			4.5 V		0.5	5
M	XOUT	$I_{OL} = 100  \mu A$	CTRL = Low, XIN =	CND	1.65 V to 5.5 V		0.	1 V
$V_{OL}$	X001	I <sub>OL</sub> = 2 mA	CIRL = LOW, AIN =	GND	1.65 V		0.6	5 V
I <sub>I</sub>	All inputs	$V_1 = 5.5 \text{ V or } 0$	= 5.5 V or GND		0 to 5.5 V		±	5 μΑ
I <sub>off</sub>	Y output	$V_I$ or $V_O = 0$ to	5.5 V		0		±1	μΑ
I <sub>CC</sub>		$V_I = V_{CC}$ or G	ND, $I_O = 0$	)	1.65 V to 5.5 V		1	) μΑ
Δl <sub>CC</sub>	CTRL and A inputs	One input at \ Other inputs a	One input at V <sub>CC</sub> – 0.6 V, Other inputs at V <sub>CC</sub> or GND		3 V to 5.5 V		50	μΑ
C	CTRL and A inputs	\/. = \/ or C	ND		3.3 V		3.5	pF
$C_i$ $XIN$ $V_I = V_{CC}$ or GND		$v_1 = v_{CC}$ or G	טא		3.3 V		þΓ	

<sup>(1)</sup> All typical values are at  $V_{CC} = 3.3 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ . (2)  $V_{IL} = 0 \text{ V}$  and  $V_{IH} = V_{CC}$  for XOUT and OSCOUT; the standard  $V_{T+}$  and  $V_{T-}$  levels should be applied for the Y output.

# SN74LVC1404 OSCILLATOR DRIVER FOR CRYSTAL OSCILLATOR OR CERAMIC RESONATOR

SCES469D-AUGUST 2003-REVISED JANUARY 2007

# **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 15 \text{ pF}$  (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = 1 ± 0.2		V <sub>CC</sub> = ± 0.3		V <sub>CC</sub> = ± 0.5	5 V 5 V	UNIT
	(INPUT)	(OUTPUT)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Α	Y	2.8	15.1	1.6	5.7	1.5	4.6	0.9	4.4	
	XIN	XOUT	1.7	9.6	1	3.2	1.1	2.4	0.9	1.8	20
<sup>L</sup> pd	AIN	OSCOUT	2.6	17.2	2	5.6	2	4.1	1.5	3.2	ns
	CTRL	XOUT	3	28.2	1.8	14.4	1.5	12.2	1.1	10.2	

# **Switching Characteristics**

over recommended operating free-air temperature range,  $C_L = 30 \text{ pF}$  or 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = ± 0.1		V <sub>CC</sub> = ± 0.2		V <sub>CC</sub> = ± 0.3		V <sub>CC</sub> =	5 V 5 V	UNIT
	(INFOT)	(001701)	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
	Α	Υ	3	17.3	1.8	7.4	1.8	6.4	1	5.3	
	XIN	XOUT	1.2	15.8	0.8	5.8	1	5.4	0.6	4.6	no
<sup>L</sup> pd	AIN	OSCOUT	3.5	25.7	2.6	7.1	2.8	7.8	2	6.7	ns
	CTRL	XOUT	3.3	24.5	2.1	12	1.9	12.7	1.1	11.2	


# **Operating Characteristics**

 $T_A = 25^{\circ}C$ 

	PARAMETER TE		V <sub>CC</sub> = 1.8 V	V <sub>CC</sub> = 2.5 V	V <sub>CC</sub> = 3.3 V	V <sub>CC</sub> = 5 V	UNIT
	FARAINETER	CONDITIONS	TYP	TYP	TYP	TYP	UNII
C <sub>pd</sub>	Power dissipation capacitance	f = 10 MHz	25	26	29	39	pF




### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	$V_{LOAD}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

**LOAD CIRCUIT** 

.,	INF	PUTS	.,	V	•	$R_{L}$	$R_L$	.,
V <sub>CC</sub>	VI	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	(Except t <sub>PZ</sub> )	(t <sub>PZ</sub> )	$oldsymbol{V}_\Delta$
1.8 V $\pm$ 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	15 pF	1 ΜΩ	<b>1 k</b> Ω	0.15 V
2.5 V $\pm$ 0.2 V	V <sub>CC</sub>	≤ <b>2</b> ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	15 pF	<b>1 M</b> Ω	1 k $\Omega$	0.15 V
3.3 V $\pm$ 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	15 pF	<b>1 Μ</b> Ω	<b>1 k</b> Ω	0.3 V
5 V $\pm$ 0.5 V	V <sub>CC</sub>	≤2.5 ns	V <sub>CC</sub> /2	$2 \times V_{CC}$	15 pF	<b>1 Μ</b> Ω	<b>1 k</b> Ω	0.3 V




NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_0 = 50 \ \Omega$ .
- D. The outputs are measured one at a time, with one transition per measurement.
- E.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
- F. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
- G. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
- H. All parameters and waveforms are not applicable to all devices.


Figure 1. Load Circuit and Voltage Waveforms

### PARAMETER MEASUREMENT INFORMATION



TEST	S1
t <sub>PLH</sub> /t <sub>PHL</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	$V_{LOAD}$
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

	INF	PUTS	.,	· ·		_		
V <sub>CC</sub>	$V_{I}$	t <sub>r</sub> /t <sub>f</sub>	V <sub>M</sub>	V <sub>LOAD</sub>	CL	$R_L$	$V_{\Delta}$	
1.8 V ± 0.15 V	V <sub>CC</sub>	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>1 k</b> Ω	0.15 V	
2.5 V $\pm$ 0.2 V	$V_{CC}$	≤2 ns	V <sub>CC</sub> /2	2×V <sub>CC</sub>	30 pF	<b>500</b> Ω	0.15 V	
3.3 V $\pm$ 0.3 V	3 V	≤2.5 ns	1.5 V	6 V	50 pF	<b>500</b> Ω	0.3 V	
5 V $\pm$ 0.5 V	$V_{CC}$	≤2.5 ns	V <sub>CC</sub> /2	2 × V <sub>CC</sub>	50 pF	<b>500</b> Ω	0.3 V	



- NOTES: A.  $C_L$  includes probe and jig capacitance.
  - B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
  - C. All input pulses are supplied by generators having the following characteristics: PRR  $\leq$  10 MHz,  $Z_{O} = 50 \Omega$ .
  - D. The outputs are measured one at a time, with one transition per measurement.
  - E. t<sub>PLZ</sub> and t<sub>PHZ</sub> are the same as t<sub>dis</sub>.
  - F.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
  - G.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
  - H. All parameters and waveforms are not applicable to all devices.


Figure 2. Load Circuit and Voltage Waveforms



### **APPLICATION INFORMATION**

Figure 3 shows a typical application of the SN74LVC1404 in a Pierce oscillator circuit. The output voltage can be conditioned further by connecting OSCOUT to the Schmitt-trigger input inverter. The Schmitt-trigger input inverter produces a rail-to-rail voltage waveform. The recommended load for the crystal, shown in this example, is 16 pF. The value of the recommended load (C<sub>L</sub>) can be found in the crystal manufacturer's data sheet. Values

of  $C_1$  and  $C_2$  are chosen so that  $C_1 = \frac{C_1 C_2}{C_1 + C_2}$  and  $C_2 = \frac{C_1 C_2}{C_1 + C_2}$  and  $C_3 = C_2$ .  $C_3 = C_3$  is the current-limiting resistor, and the value depends on the maximum power dissipation of the crystal. Generally, the recommended value of  $C_3 = C_3$  is specified in the crystal manufacturers data sheet and results in the crystal manufacturers data sheet and results in the crystal manufacturers data sheet and results in the crystal manufacturers data sheet. in the crystal manufacturer's data sheet and, usually, this value is approximately equal to the reactance of  $C_2$  at resonance frequency, i.e.,  $R_s = X_{C_2}$ .  $R_F$  is the feedback resistor that is used to bias the inverter in the linear region of operation. Usually, the value is chosen to be within 1 M $\Omega$  to 10 M $\Omega$ .




A) Logic Diagram View

(1) CTRL should be tied to logic high during normal operation of the oscillator circuit. To disable the oscillator circuit, connect CTRL to logic low.

Figure 3. Oscillator Circuit

### **APPLICATION INFORMATION**



B) Oscillator Circuit in DCT or DCU Pinout

(1) CTRL should be tied to logic high during normal operation of the oscillator circuit. To disable the oscillator circuit, connect CTRL to logic low.

# **Practical Design Tips**

- The open-loop gain of the unbuffered inverter decreases as power-supply voltage decreases. This decreases
  the closed-loop gain of the oscillator circuit. The value of R<sub>s</sub> can be decreased to increase the closed-loop
  gain, while maintaining the power dissipation of the crystal within the maximum limit.
- R<sub>s</sub> and C<sub>2</sub> form a low-pass filter and reduce spurious oscillations. Component values can be adjusted, based on the desired cutoff frequency.
- C<sub>2</sub> can be increased over C<sub>1</sub> to increase the phase shift and help in start-up of the oscillator. Increasing C<sub>2</sub> may affect the duty cycle of the output voltage.
- At high frequency, phase shift due to R<sub>s</sub> becomes significant. In this case, R<sub>s</sub> can be replaced by a capacitor to reduce the phase shift.



### **APPLICATION INFORMATION**

# **Testing**

After the selection of proper component values, the oscillator circuit should be tested, using these components, to ensure that the oscillator circuit shows required performance over the recommended operating conditions.

- Without a crystal, the oscillator circuit should not oscillate. To check this, the crystal can be replaced by its equivalent parallel-resonant resistance.
- When the power-supply voltage drops, the closed-loop gain of the oscillator circuit reduces. Ensure that the circuit oscillates at the appropriate frequency at the lowest  $V_{CC}$  and highest  $V_{CC}$ .
- Ensure that the duty cycle, start-up time, and frequency drift over time is within the system requirements.





www.ti.com 24-Jan-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
SN74LVC1404DCTR	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CA4 Z	Samples
SN74LVC1404DCTRE4	ACTIVE	SM8	DCT	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CA4 Z	Samples
SN74LVC1404DCUR	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CA4R	Samples
SN74LVC1404DCURE4	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CA4R	Samples
SN74LVC1404DCURG4	ACTIVE	US8	DCU	8	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-40 to 85	CA4R	Samples
SN74LVC1404YZPR	ACTIVE	DSBGA	YZP	8	3000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	-40 to 85	(447, 44N)	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.



# **PACKAGE OPTION ADDENDUM**

24-Jan-2013

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013


# TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74LVC1404DCUR	US8	DCU	8	3000	180.0	8.4	2.25	3.35	1.05	4.0	8.0	Q3
SN74LVC1404YZPR	DSBGA	YZP	8	3000	178.0	9.2	1.02	2.02	0.63	4.0	8.0	Q1

www.ti.com 26-Jan-2013



#### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74LVC1404DCUR	US8	DCU	8	3000	202.0	201.0	28.0
SN74LVC1404YZPR	DSBGA	YZP	8	3000	220.0	220.0	35.0

# DCT (R-PDSO-G8)

## PLASTIC SMALL-OUTLINE PACKAGE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion
- D. Falls within JEDEC MO-187 variation DA.

# DCT (R-PDSO-G8)

# PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



# DCU (R-PDSO-G8)

# PLASTIC SMALL-OUTLINE PACKAGE (DIE DOWN)



NOTES:

- A. All linear dimensions are in millimeters.
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
  - D. Falls within JEDEC MO-187 variation CA.



DCU (S-PDSO-G8)

PLASTIC SMALL OUTLINE PACKAGE (DIE DOWN)




NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



YZP (R-XBGA-N8)

DIE-SIZE BALL GRID ARRAY



NOTES: All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- This drawing is subject to change without notice.
- NanoFree™ package configuration. Ç.
- ⚠ The package size (Dimension D and E) of a particular device is specified in the device Product Data Sheet version of this drawing, in case it cannot be found in the product data sheet please contact a local TI representative. E. This package is a Pb-free solder ball design. Refer to the 8 YEP package (drawing 4204725) for tin-lead (SnPb).

NanoFree is a trademark of Texas Instruments.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

## Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>