

- Operating Voltage Range of 4.5 V to 5.5 V
- Low Power Consumption, 80-μA Max I_{CC}
- Typical t_{pd} = 12 ns
- ±6-mA Output Drive at 5 V
- Low Input Current of 1 μA Max
- Inputs Are TTL-Voltage Compatible

SN54HCT646...JT OR W PACKAGE SN74HCT646...DW OR NT PACKAGE (TOP VIEW)



- Independent Registers for A and B Buses
- Multiplexed Real-Time and Stored Data
- True Data Paths
- High-Current 3-State Outputs Can Drive Up To 15 LSTTL Loads



NC – No internal connection

description/ordering information

The 'HCT646 devices consist of bus-transceiver circuits with 3-state outputs, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from the internal registers. Data on the A or B bus is clocked into the registers on the low-to-high transition of the appropriate clock (CLKAB or CLKBA) input. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'HCT646 devices.

Output-enable (\overline{OE}) and direction-control (DIR) inputs control the transceiver functions. In the transceiver mode, data present at the high-impedance port can be stored in either or both registers.

ORDERING INFORMATION

TA	PACKAGE†		ORDERABLE PART NUMBER	TOP-SIDE MARKING	
	PDIP – NT	Tube	SN74HCT646NT	SN74HCT646NT	
–40°C to 85°C	SOIC – DW		SN74HCT646DW	HCT646	
	SOIC - DW	Tape and reel	SN74HCT646DWR	HC1040	
	CDIP – JT	Tube	SNJ54HCT646JT	SNJ54HCT646JT	
–55°C to 125°C	C CFP – W Tube		SNJ54HCT646W	SNJ54HCT646W	
	LCCC – FK	Tube	SNJ54HCT646FK	SNJ54HCT646FK	

[†] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SN54HCT646, SN74HCT646 OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCLS178C - MARCH 1984 - REVISED MARCH 2003

description/ordering information (continued)

The select-control (SAB and SBA) inputs can multiplex stored and real-time (transparent mode) data. DIR determines which bus receives data when \overline{OE} is active (low). In the isolation mode (\overline{OE} high), A data can be stored in one register and/or B data can be stored in the other register.

When an output function is disabled, the input function still is enabled and can be used to store data. Only one of the two buses, A or B, can be driven at a time.


To ensure the high-impedance state during power up or power down, $\overline{\text{OE}}$ should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

FUNCTION TABLE

		INP	UTS			DAT	A I/O	OPERATION OR FUNCTION
ŌĒ	DIR	CLKAB	CLKBA	SAB	SBA	A1-A8	B1-B8	OPERATION OR FUNCTION
Х	Х	1	Х	Х	Х	Input	Unspecified [†]	Store A, B unspecified [†]
X	X	Χ	↑	Χ	Χ	Unspecified [†]	Input	Store B, A unspecified [†]
Н	Х	1	↑	Х	Х	Input	Input	Store A and B data
Н	Х	H or L	H or L	Χ	Χ	Input disabled	Input disabled	Isolation, hold storage
L	L	Х	Х	Х	L	Output	Input	Real-time B data to A bus
L	L	Х	H or L	Χ	Н	Output	Input	Stored B data to A bus
Ĺ	Н	Х	Х	L	Х	Input	Output	Real-time A data to B bus
L	Н	H or L	Χ	Н	Χ	Input	Output	Stored A data to B bus

[†] The data-output functions can be enabled or disabled by various signals at $\overline{\text{OE}}$ and DIR. Data-input functions always are enabled; i.e., data at the bus terminals is stored on every low-to-high transition of the clock inputs.






Pin numbers shown are for the DW, JT, NT, and W packages.

Figure 1. Bus-Management Functions



logic diagram (positive logic)



Pin numbers shown are for the DW, JT, NT, and W packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V_{CC}	
Output clamp current, I_{OK} ($V_O < 0$ or $V_O > V_{CC}$) (see Note 1)	
Continuous output current, I_O ($V_O = 0$ to V_{CC})	
Continuous current through V _{CC} or GND	±70 mA
Package thermal impedance, θ _{JA} (see Note 2): DW package	46°C/W
(see Note 3): NT package	67°C/W
Storage temperature range, T _{stg}	. −65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
 - 2. The package thermal impedance is calculated in accordance with JESD 51-7.
 - 3. The package thermal impedance is calculated in accordance with JESD 51-3.



recommended operating conditions (see Note 4)

			SN	54HCT6	46	SN	74HCT6	46	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage	V _{CC} = 4.5 V to 5.5 V	2		15,	2			V
VIL	Low-level input voltage	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}$		PA PA	0.8			0.8	V
٧ı	Input voltage		0	7	VCC	0		Vcc	V
Vo	Output voltage		0	5	VCC	0		Vcc	V
t _t	Input transition (rise and fall) time		Ó	7	500			500	ns
TA	Operating free-air temperature	·	-55		125	-40		85	°C

NOTE 4: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DA.	RAMETER	TEST CO	NOITIONS	vcc	Т	A = 25°C	;	SN54H	CT646	SN74H	CT646	UNIT
FA	KAWETER	1231 00	TEST CONDITIONS		MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
Vон		VI = VIH or VIL	$I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		V
VOH		AL = AIH OLAIL	$I_{OH} = -6 \text{ mA}$	4.5 V	3.98	4.3		3.7		3.84		V
V0:		\\. = \\ or \\	$I_{OL} = 20 \mu A$	4.5 V		0.001	0.1		0.1		0.1	V
VOL		$V_I = V_{IH}$ or V_{IL}	$I_{OL} = 6 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	V
Ιį	Control inputs	$V_I = V_{CC}$ or 0		5.5 V		±0.1	±100		±1000		±1000	nA
loz	A or B	$V_O = V_{CC}$ or 0		5.5 V		±0.01	±0.5	4	±10		±5	μΑ
Icc		$V_I = V_{CC}$ or 0,	I _O = 0	5.5 V			8	2	160		80	μΑ
∆lcc†	-	One input at 0.5 Other inputs at 0		5.5 V		1.4	2.4	Oya	3		2.9	mA
Ci	Control inputs			4.5 V to 5.5 V		3	10		10		10	pF

[†] This is the increase in supply current for each input that is at one of the specified TTL voltage levels, rather than 0 V or V_{CC}.

timing requirements over recommended operating free-air temperature range (unless otherwise noted)

		Vaa	T _A = 25°C		SN54H	CT646	SN74HCT646		UNIT
		V _{CC}	MIN	MAX	MIN	MAX	MIN	MAX	ONII
f., .	f _{clock} Clock frequency			31		22		27	MHz
Clock				36		24		29	IVII IZ
	Pulse duration, CLKBA or CLKAB high or low	4.5 V	16		23	EV.	19		ns
t _W	Pulse duration, CENDA of CENAB high of low	5.5 V	14		21	Q'	17		115
Ţ.	Output time A hadron Olikapit and badron Olikapit	4.5 V	20		30		25		ns
t _{su}	Setup time, A before CLKAB↑ or B before CLKBA↑	5.5 V	18		27		23		115
Ţ.,	Hold time, A after CLKAB↑ or B after CLKBA↑	4.5 V	5		5		5		no
th	HOID LITTLE, A AIREI CENADT OF BAIREI CENDAT	5.5 V	5		5		5	·	ns

SN54HCT646, SN74HCT646 **OCTAL BUS TRANSCEIVERS AND REGISTERS** WITH 3-STATE OUTPUTS

SCLS178C - MARCH 1984 - REVISED MARCH 2003

switching characteristics over recommended operating free-air temperature range, C_L = 50 pF (unless otherwise noted) (see Figure 2)

PARAMETER	FROM	то	V	T,	4 = 25°C	;	SN54H	CT646	SN74H	CT646	UNIT
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNII
•			4.5 V	31	54		22		27		MHz
f _{max}			5.5 V	36	64		24		29		IVII IZ
	CLKBA or CLKAB	A or B	4.5 V		18	36		54		45	
	CLNBA OF CLNAB	AOIB	5.5 V		16	32		49		41	
	A or B	B or A	4.5 V		14	27		41		34	no
^t pd	AUID	D OI A	5.5 V		12	24		37		31	ns
	ona oant	A or B	4.5 V		20	38		57		48	
	SBA or SAB†	AUID	5.5 V		17	34		51		43	
		A or B	4.5 V		25	49		74		61	no
^t en	ŌĒ	AUIB	5.5 V		22	44	Ć	67		55	ns
.	ŌĒ	A or B	4.5 V		25	49	q_{Q}	74		61	ns
^t dis	OE	AUIB	5.5 V		22	44	d's	67		55	115
	DIR	A or B	4.5 V		25	49		74		61	20
^t en	DIK	AUID	5.5 V		22	44		67		55	ns
4	DIR	A or B	4.5 V		25	49		74		61	no
^t dis	DIR	AUID	5.5 V		22	44		67		55	ns
4.		Any	4.5 V		9	12		18		15	no
t _t		Any	5.5 V		7	11		16		14	ns

[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.


switching characteristics over recommended operating free-air temperature range, C_L = 150 pF (unless otherwise noted) (see Figure 2)

DADAMETED	FROM	то	V	TA	= 25°C	;	SN54HC	T646	SN74H	CT646	LIAUT	
PARAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
	CLKBA or CLKAB	A or B	4.5 V		24	53		80		66		
	CLNDA OI CLNAD	AUID	5.5 V		22	47		52		60		
	A or B	B or A	4.5 V		22	44		67		55	20	
^t pd	AUIB	BUIA	5.5 V		20	39		60		50	ns	
	004 04Dt	A or B	4.5 V		26	55	2	83		69		
	SBA or SAB†	AUIB	5.5 V		24	49	1	74		62		
	ŌĒ	A or B	4.5 V		33	66	37/	100		87		
+	OE	AUID	5.5 V		22	59	0%	90		74	no	
^t en	DIR	A or B	4.5 V		33	66	Q	100		87	ns	
	DIK	AUIB	5.5 V		22	59		90		74		
4.		Any	4.5 V		17	42		63		53	no	
t _t		Any	5.5 V		14	38		57		48	ns	


[†] These parameters are measured with the internal output state of the storage register opposite that of the bus input.

operating characteristics, T_A = 25°C


	PARAMETER	TEST CONDITIONS	TYP	UNIT
C _{pd}	Power dissipation capacitance	No load	50	pF




PARAMETER MEASUREMENT INFORMATION





PARAI	METER	RL	CL	S1	S2
	tPZH	1 k Ω	50 pF or	Open	Closed
ten t	tPZL	1 K22	150 pF	Closed	Open
	tPHZ	1 k Ω	1 kΩ 50 pF		Closed
^t dis	tPLZ	1 K22	30 pr	Closed	Open
t _{pd} or	t _t	-	50 pF or 150 pF	Open	Open





VOLTAGE WAVEFORMS
SETUP AND HOLD AND INPUT RISE AND FALL TIMES





VOLTAGE WAVEFORMS
PROPAGATION DELAY AND OUTPUT RISE AND FALL TIMES

VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES FOR 3-STATE OUTPUTS

NOTES: A. C_L includes probe and test-fixture capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. Phase relationships between waveforms were chosen arbitrarily. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f = 6 ns.
- D. For clock inputs, f_{max} is measured when the input duty cycle is 50%.
- E. The outputs are measured one at a time with one input transition per measurement.
- F. tpl 7 and tpH7 are the same as tdis.
- G. tpzL and tpzH are the same as ten.
- H. tpLH and tpHL are the same as tod.

Figure 2. Load Circuit and Voltage Waveforms







.com 18-Sep-2008

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74HCT646DW	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT646DWE4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT646DWG4	ACTIVE	SOIC	DW	24	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT646DWR	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT646DWRE4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT646DWRG4	ACTIVE	SOIC	DW	24	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74HCT646NT	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74HCT646NT3	OBSOLETE	PDIP	NT	24		TBD	Call TI	Call TI
SN74HCT646NTE4	ACTIVE	PDIP	NT	24	15	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION


www.ti.com 14-Jul-2012

TAPE AND REEL INFORMATION

REEL DIMENSIONS







A0	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74HCT646DWR	SOIC	DW	24	2000	330.0	24.4	10.75	15.7	2.7	12.0	24.0	Q1

www.ti.com 14-Jul-2012




*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74HCT646DWR	SOIC	DW	24	2000	367.0	367.0	45.0

NT (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

B. This drawing is subject to change without notice.

The 28 pin end lead shoulder width is a vendor option, either half or full width.



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-013 variation AD.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

www.ti.com/communications

www.ti.com/consumer-apps

www.ti.com/computers

www.ti.com/energy

www.ti.com/industrial

www.ti.com/medical

www.ti.com/security

Products	Applications		
Audia	ununu ti com/ou dio	Automotivo on	

Wireless Connectivity

Audio Automotive and Transportation www.ti.com/automotive www.ti.com/audio **Amplifiers** amplifier.ti.com Communications and Telecom **Data Converters** dataconverter.ti.com Computers and Peripherals **DLP® Products** Consumer Electronics www.dlp.com DSP dsp.ti.com **Energy and Lighting** Clocks and Timers www.ti.com/clocks Industrial Interface interface.ti.com Medical Logic logic.ti.com Security Power Mgmt Space, Avionics and Defense power.ti.com

www.ti.com/wirelessconnectivity

www.ti.com/space-avionics-defense Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

www.ti-rfid.com

OMAP Mobile Processors www.ti.com/omap **TI E2E Community** e2e.ti.com