

SCES404E -JULY 2002-REVISED JULY 2012

16-BIT EDGE-TRIGGERED D-TYPE FLIP-FLOP WITH 3-STATE OUTPUTS

Check for Samples: SN74AUCH16374

FEATURES								
 Member of the Texas Instruments Widebus™ Family 	DGG OR DGV PACKAGE (TOP VIEW)							
 Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation 	1 OE 1 48 1CLK 1 Q1 2 47 1D1 1 Q2 3 46 1D2							
 I_{off} Supports Partial-Power-Down Mode Operation 	GND 4 45 GND 1Q3 5 44 1D3							
Sub-1-V Operable								
 Max t_{pd} of 2.8 ns at 1.8 V Low Power Consumption, 20 µA Max I_{CC} 	V_{CC} [7 42] V_{CC} 1Q5 [8 41] 1D5							
• ±8-mA Output Drive at 1.8 V	1Q6 [] 9 40 [] 1D6 GND [] 10 39 [] GND							
 Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors 	1Q7 [11 38] 1D7 1Q8 [12 37] 1D8							
 Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II 	2Q1 [13 36] 2D1 2Q2 [14 35] 2D2							
ESD Protection Exceeds JESD 22	GND [¹⁵ ³⁴] GND							
 2000-V Human-Body Model (A114-A) 200-V Machine Model (A115-A) 	2Q3							
 1000-V Charged-Device Model (C101) 	V _{CC} [] 18 31 [] V _{CC} 2Q5 [] 19 30 [] 2D5							
DESCRIPTION/ORDERING INFORMATION2Q62029GND2128This 16-bit edge-triggered D-type flip-flop is operational at 0.8-V to 2.7-V V _{CC} , but is designed2Q7222720820822272082326								
specifically for 1.65-V to 1.95-V V_{CC} operation.	20E 24 25 2CLK							

The SN74AUCH16374 is particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers. It can be used as two 8-bit flip-flops or one 16-bit flip-flop. On the positive transition of the clock (CLK) input, the Q outputs of the flip-flop take on the logic levels set up at the data (D) inputs.

A buffered output-enable (\overline{OE}) input can be used to place the eight outputs in either a normal logic state (high or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without interface or pullup components.

OE does not affect internal operations of the latch. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Widebus is a trademark of Texas Instruments.

SCES404E -JULY 2002-REVISED JULY 2012

ORDERING INFORMATION

T _A	PACKAG	E ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP – DGG	Tape and reel	SN74AUCH16374DGGR	AUCH16374
–40°C to 85°C	TVSOP – DGV	Tape and reel	SN74AUCH16374DGVR	MJ374
-40 C 10 85 C	VFBGA – GQL	Tape and reel	SN74AUCH16374GQLR	MJ374
	VFBGA – ZQL	Tape and reel	SN74AUCH16374ZQLR	MJ374

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

DESCRIPTION/ORDERING INFORMATION(CONTINUED)

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.

SCES404E -JULY 2002-REVISED JULY 2012



www.ti.com

$\begin{array}{c ccccccccccccccccccccccccccccccccccc$
B C C C C C C C C C C C D C C C C C E C C C C C F C C C C C G C C C C C
C C
D O
E 00 00 F 00 00 G 000000
F C C C C C G G C
GOOOOO
H CCCCCC
1 COCCCC
K CCCCCC


TERMINAL ASSIGNMENTS⁽¹⁾

	1	2	3	4	5	6
Α	1 OE	NC	NC	NC	NC	1CLK
В	1Q2	1Q1	GND	GND	1D1	1D2
С	1Q4	1Q3	V _{CC}	V _{CC}	1D3	1D4
D	1Q6	1Q5	GND	GND	1D5	1D6
E	1Q8	1Q7			1D7	1D8
F	2Q1	2Q2			2D2	2D1
G	2Q3	2Q4	GND	GND	2D4	2D3
н	2Q5	2Q6	V _{CC}	V _{CC}	2D6	2D5
J	2Q7	2Q8	GND	GND	2D8	2D7
к	2 <mark>0E</mark>	NC	NC	NC	NC	2CLK


(1) NC - No internal connection

FUNCTION TABLE (EACH FLIP-FLOP)

	INPUTS		OUTPUT
OE	CLK	D	Q
L	1	Н	Н
L	1	L	L
L	H or L	Х	Q ₀
Н	Х	Х	Z







To Seven Other Channels

Pin numbers shown are for the DGG and DGV packages.

Absolute Maximum Ratings⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	3.6	V
VI	Input voltage range ⁽²⁾		-0.5	3.6	V
Vo	Voltage range applied to any output in	-0.5	3.6	V	
Vo	Output voltage range ⁽²⁾	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current		-50	mA	
I _O	Continuous output current			±20	mA
	Continuous current through each V_{CC} c	or GND		±100	mA
		DGG package		70	
θ_{JA}	Package thermal impedance ⁽³⁾	DGV package		58	°C/W
		ZQL/GQL package		42	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) The package thermal impedance is calculated in accordance with JESD 51-7.

Submit Documentation Feedback

4

Copyright © 2002–2012, Texas Instruments Incorporated



SCES404E -JULY 2002-REVISED JULY 2012

Recommended Operating Conditions⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		0.8	2.7	V
		$V_{CC} = 0.8 V$	V _{CC}		
VIH	High-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$	0.65 × V _{CC}		V
		V_{CC} = 2.3 V to 2.7 V	1.7		
		V _{CC} = 0.8 V		0	
V _{IL}	Low-level input voltage	$V_{CC} = 1.1 \text{ V to } 1.95 \text{ V}$		$0.35 \times V_{CC}$	V
		V_{CC} = 2.3 V to 2.7 V		0.7	
VI	Input voltage		0	3.6	V
V	Output voltogo	Active state	0	V _{CC}	V
Vo	Output voltage	3-state	0	3.6	V
		$V_{CC} = 0.8 V$		-0.7	
		$V_{CC} = 1.1 V$		-3	
I _{OH}	High-level output current	$V_{CC} = 1.4 V$		-5	mA
		V _{CC} = 1.65 V		-8	
		$V_{CC} = 2.3 V$		-9	
		$V_{CC} = 0.8 V$		0.7	
I _{OL}	Low-level output current	$V_{CC} = 1.1 V$		3	
		$V_{CC} = 1.4 V$		5	mA
		$V_{CC} = 1.65 V$	8		
		$V_{CC} = 2.3 V$		9	
Δt/Δv	Input transition rise or fall rate			20	ns/V
T _A	Operating free-air temperature		-40	85	°C

(1) All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004. SCES404E -JULY 2002-REVISED JULY 2012

www.ti.com

Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹⁾	MAX	UNIT			
	$I_{OH} = -100 \ \mu A$	0.8 V to 2.7 V	V _{CC} – 0.1					
	$I_{OH} = -0.7 \text{ mA}$	0.8 V	0.55					
N/	$I_{OH} = -3 \text{ mA}$	1.1 V	0.8		V			
V _{OH}	$I_{OH} = -5 \text{ mA}$	1.4 V	1		v			
	$I_{OH} = -8 \text{ mA}$	1.65 V	1.2					
	$I_{OH} = -9 \text{ mA}$	2.3 V	1.8					
	I _{OL} = 100 μA	0.8 V to 2.7 V		0.2				
	I _{OL} = 0.7 mA	0.8 V	0.25					
	I _{OL} = 3 mA	1.1 V		0.3	V			
V _{OL}	I _{OL} = 5 mA	1.4 V		0.4	V			
	I _{OL} = 8 mA	1.65 V		0.45				
	I _{OL} = 9 mA	2.3 V		0.6				
All inputs	$V_{I} = V_{CC}$ or GND	0 to 2.7 V		±5	μA			
	V ₁ = 0.35 V	1.1 V	10					
(2)	V ₁ = 0.47 V	1.4 V	15					
BHL ⁽²⁾	V ₁ = 0.57 V	1.65 V	20		μA			
	V ₁ = 0.7 V	2.3 V	40		1			
	V ₁ = 0.8 V	1.1 V	-5					
(3)	V ₁ = 0.9 V	1.4 V	-15					
внн ⁽³⁾	V ₁ = 1.07 V	1.65 V	-20		μA			
	V ₁ = 1.7 V	2.3 V	-40					
		1.3 V	75					
(4)		1.6 V	125					
BHLO ⁽⁴⁾	$V_{I} = 0$ to V_{CC}	1.95 V	175		μA			
		2.7 V	275		1			
		1.3 V	-75					
(5)		1.6 V	-125					
внно ⁽⁵⁾	$V_{I} = 0$ to V_{CC}	1.95 V	-175		μA			
		2.7 V	-275					
off	$V_1 \text{ or } V_0 = 2.7 \text{ V}$	0		±10	μA			
loz	$V_0 = V_{CC}$ or GND	2.7 V		±10	μA			
	$V_1 = V_{CC}$ or GND, $I_0 = 0$	0.8 V to 2.7 V		20	μA			
C _i	$V_1 = V_{CC}$ or GND	2.5 V	3		pF			
C _o	$V_{O} = V_{CC}$ or GND	2.5 V	5		pF			

(1) All typical values are at $T_A = 25^{\circ}$ C. (2) The bus-hold circuit can sink at least the minimum low sustaining current at V_{IL} max. I_{BHL} should be measured after lowering V_{IN} to GND and then raising it to V_{IL} max. The bus-hold circuit can source at least the minimum high sustaining current at V_{IH} min. I_{BHH} should be measured after raising V_{IN} to

(3) V_{CC} and then lowering it to V_{IH} min.

An external driver must source at least I_{BHLO} to switch this node from low to high. (4)

An external driver must sink at least I_{BHHO} to switch this node from high to low. (5)



SCES404E -JULY 2002-REVISED JULY 2012

www.ti.com

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

		V _{CC} = 0.8 V	V _{CC} = ± 0.7		V _{CC} = ± 0.1		V _{CC} = ± 0.1		V _{CC} = 2 ± 0.2		UNIT
		ТҮР	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock frequency	85		250		250		250		250	MHz
tw	Pulse duration, CLK high or low	5.9	1.9		1.9		1.9		1.9		ns
t _{su}	Setup time, data before CLK↑	1.4	1.2		0.7		0.6		0.6		ns
t _h	Hold time, data after CLK↑	0.1	0.4		0.4		0.4		0.4		ns

Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC} = 0.8 V	V _{CC} = ± 0.		V _{CC} = ± 0.	1.5 V 1 V		_C = 1.8 : 0.15 V		V _{CC} = ± 0.		UNIT
	(INFOT)	(001201)	ТҮР	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
f _{max}			85	250		250		250			250		MHz
t _{pd}	CLK	Q	7.3	1	4.5	0.8	2.9	0.7	1.5	2.8	0.7	2.2	ns
t _{en}	OE	Q	7	1.2	5.3	0.8	3.6	0.8	1.5	2.9	0.7	2.2	ns
t _{dis}	OE	Q	8.2	2	7.1	1	4.8	1.4	2.7	4.5	0.5	2.2	ns


Operating Characteristics⁽¹⁾

 $T_A = 25^{\circ}C$

	DADAMETER		TEST	$V_{CC} = 0.8 V$	V _{CC} = 1.2 V	V _{CC} = 1.5 V	V _{CC} = 1.8 V	V _{CC} = 2.5 V	UNIT	
	PARAMETER	PARAMETER		ТҮР	ТҮР	ТҮР	ТҮР	ТҮР	UNIT	
C _{pd} ⁽²⁾ (each output)	Power dissipation capacitance	Outputs enabled, 1 output switching	$\begin{array}{l} 1 \ f_{data} = 5 \ MHz, \\ 1 \ f_{clk} = 10 \ MHz, \\ 1 \ f_{out} = 5 \ MHz, \\ \overline{OE} = GND, \\ C_L = 0 \ pF \end{array}$	24	24	24.1	26.2	31.2	pF	
C _{pd} (Z)	Power dissipation capacitance	Outputs disabled, 1 clock and 1 data switching	$\begin{array}{l} 1 \ f_{data} = 5 \ \text{MHz}, \\ 1 \ f_{clk} = 10 \ \text{MHz}, \\ f_{out} = not \\ \hline switching, \\ \hline \overline{\text{OE}} = V_{CC}, \\ C_L = 0 \ \text{pF} \end{array}$	7.5	7.5	8	9.4	13.2	pF	
C _{pd} ⁽³⁾ (each clock)	Power dissipation capacitance	Outputs disabled, clock only switching	$\begin{array}{l} 1 \ f_{data} = 0 \ \text{MHz}, \\ 1 \ f_{clk} = 10 \ \text{MHz}, \\ f_{out} = not \\ switching, \\ \overline{\text{OE}} = V_{CC}, \\ C_L = 0 \ \text{pF} \end{array}$	13.8	13.8	14	14.7	17.5	pF	

Total device C_{pd} for multiple (n) outputs switching and (y) clocks inputs switching = {n * C_{pd} (each output)} + {y * C_{pd} (each clock)}.
 C_{pd} (each output) is the C_{pd} for each data bit (input and output circuitry) as it operates at 5 MHz (Note: the clock is operating at 10 MHz in this test, but its I_{CC} component has been subtracted out).
 C_{pd} (each clock) is the C_{pd} for the clock circuitry only as it operates at 10 MHz.

SCES404E -JULY 2002-REVISED JULY 2012



PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω , slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms

8

SN74AUCH16374



www.ti.com

SCES404E -JULY 2002-REVISED JULY 2012

C	hanges from Revision D (May 2005) to Revision E	Page
•	Added new ZQL package to the datasheet.	2



PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Samples
	(1)		Drawing			(2)		(3)	(Requires Login)
74AUCH16374DGGRE4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74AUCH16374DGGRG4	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74AUCH16374DGVRE4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
74AUCH16374DGVRG4	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AUCH16374DGGR	ACTIVE	TSSOP	DGG	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AUCH16374DGVR	ACTIVE	TVSOP	DGV	48	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	
SN74AUCH16374GQLR	OBSOLETE	BGA MICROSTAR JUNIOR	GQL	56		TBD	Call TI	Call TI	
SN74AUCH16374ZQLR	ACTIVE	BGA MICROSTAR JUNIOR	ZQL	56	1000	Green (RoHS & no Sb/Br)	SNAGCU	Level-1-260C-UNLIM	

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)



3-Dec-2012

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74AUCH16374DGGR	TSSOP	DGG	48	2000	330.0	24.4	8.6	15.8	1.8	12.0	24.0	Q1
SN74AUCH16374DGVR	TVSOP	DGV	48	2000	330.0	16.4	7.1	10.2	1.6	12.0	16.0	Q1
SN74AUCH16374ZQLR	BGA MI CROSTA R JUNI OR	ZQL	56	1000	330.0	16.4	4.8	7.3	1.5	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

10-Oct-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74AUCH16374DGGR	TSSOP	DGG	48	2000	367.0	367.0	45.0
SN74AUCH16374DGVR	TVSOP	DGV	48	2000	367.0	367.0	38.0
SN74AUCH16374ZQLR	BGA MICROSTAR JUNIOR	ZQL	56	1000	333.2	345.9	28.6

ZQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is Pb-free. Refer to the 56 GQL package (drawing 4200583) for tin-lead (SnPb).

MicroStar Junior is a trademark of Texas Instruments



MECHANICAL DATA

PLASTIC SMALL-OUTLINE

MPDS006C - FEBRUARY 1996 - REVISED AUGUST 2000

DGV (R-PDSO-G**)

24 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.


- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.
- D. Falls within JEDEC: 24/48 Pins MO-153

14/16/20/56 Pins – MO-194



GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-285 variation BA-2.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



MECHANICAL DATA

MTSS003D - JANUARY 1995 - REVISED JANUARY 1998

DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold protrusion not to exceed 0,15.
- D. Falls within JEDEC MO-153



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated