D OR PW PACKAGE (TOP VIEW)

1A

1B 🛛 2

1Y 🛛 3

2A 4

2B 5

2Y 🛛 6

GND 7

14 Vcc

13 4B

12 4A

11 **1** 4Y

10 3B

9 3A

8 3Y

SGDS013 - FEBRUARY 2002

•	Qualification in Accordance With
	AEC-Q100 [†]

- Qualified for Automotive Applications
- Customer-Specific Configuration Control Can Be Supported Along With Major-Change Approval
- EPIC[™] (Enhanced-Performance Implanted CMOS) Process
- Operating Range 2-V to 5.5-V V_{CC}
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds 2000 V Per MIL-STD-883, Method 3015; Exceeds 200 V Using Machine Model (C = 200 pF, R = 0)

[†] Contact factory for details. Q100 qualification data available on request.

description

The SN74AHC00Q performs the Boolean function $Y = \overline{A \bullet B}$ or $Y = \overline{A} + \overline{B}$ in positive logic.

T _A	PACK	AGE‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
-40°C to 125°C	SOIC – D	Tape and reel	SN74AHC00QDRQ1	AHC00Q
-40 C 10 125 C	TSSOP – PW	Tape and reel	SN74AHC00QPWRQ1	HA00Q

ORDERING INFORMATION

[‡] Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

FUNCTION TABLE

-	(each	gate)
INP	UTS	OUTPUT
Α	В	Y
Н	Н	L
L	Х	н
Х	L	н



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments.


PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 2002, Texas Instruments Incorporated

SGDS013 - FEBRUARY 2002

logic symbol[†]



[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

logic diagram, each gate (positive logic)



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	–0.5 V to 7 V
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Output voltage range, V _O (see Note 1)	–0.5 V to V _{CC} + 0.5 V
Input clamp current, I _{IK} (V _I < 0)	–20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	±20 mA
Continuous output current, $I_O (V_O = 0 \text{ to } V_{CC})$	±25 mA
Continuous current through V _{CC} or GND	±50 mA
Package thermal impedance, θ_{JA} (see Note 2): D package	86°C/W
PW package	113°C/W
Storage temperature range, T _{stg}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51-7.



SGDS013 - FEBRUARY 2002

recommended operating conditions (see Note 3)

			MIN	MAX	UNIT
VCC	Supply voltage		2	5.5	V
		$V_{CC} = 2 V$	1.5		
VIH	High-level input voltage	$V_{CC} = 3 V$	2.1		V
		$V_{CC} = 5.5 V$	3.85		
		$V_{CC} = 2 V$		0.5	
VIL	Low-level input voltage	$V_{CC} = 3 V$		0.9	V
		V _{CC} = 5.5 V		1.65	
VI	Input voltage		0	5.5	V
VO	Output voltage		0	VCC	V
		V _{CC} = 2 V		-50	μA
IOH	High-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		-4	~ ^
		V_{CC} = 5 V ± 0.5 V		-8	mA
		V _{CC} = 2 V		50	μA
IOL	Low-level output current	$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$		4	
		V_{CC} = 5 V ± 0.5 V		8	mA
A #/ A	logue transition rise or fell rate	V_{CC} = 3.3 V ± 0.3 V		100	7 0
Δt/Δv	Input transition rise or fall rate	V_{CC} = 5 V ± 0.5 V		20	ns/V
Т _А	Operating free-air temperature		-40	125	°C

NOTE 3: All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, *Implications of Slow or Floating CMOS Inputs*, literature number SCBA004.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	Vaa	T _A = 25°C			MIN	МАХ	UNIT
PARAMETER	TEST CONDITIONS	Vcc	MIN	TYP	MAX	WIIN	WAA	UNIT
		2 V	1.9	2		1.9		
	I _{OH} = -50 μA	3 V	2.9	3		2.9		
VOH		4.5 V	4.4	4.5		4.4		V
	$I_{OH} = -4 \text{ mA}$	3 V	2.58			2.48		
	I _{OH} = -8 mA	4.5 V	3.94			3.8		
	I _{OL} = 50 μA	2 V			0.1		0.1	
		3 V			0.1		0.1	
VOL		4.5 V			0.1		0.1	V
	I _{OL} = 4 mA	3 V			0.36		0.5	
	I _{OL} = 8 mA	4.5 V			0.36		0.5	
lj	V _I = 5.5 V or GND	0 V to 5.5 V			±0.1		±1	μA
lcc	$V_{I} = V_{CC} \text{ or } GND, \qquad I_{O} = 0$	5.5 V			2		20	μA
Ci	$V_{I} = V_{CC}$ or GND	5 V		2	10			pF



SGDS013 - FEBRUARY 2002

switching characteristics over recommended operating free-air temperature range, V_{CC} = 3.3 V \pm 0.3 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	то	LOAD	T _A = 25°C			MIN	мах	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	CAPACITANCE	CAPACITANCE	MIN	TYP	MAX		WAA	UNIT
^t PLH	A or B	V	C _I = 15 pF		5.5	7.9	1	9.5	20	
^t PHL	AUB	T			5.5	7.9	1	9.5	ns	
^t PLH	A or B	V	C: 50 pF		8	11.4	1	13	20	
^t PHL		Y Y	C _L = 50 pF		8	11.4	1	13	ns	

switching characteristics over recommended operating free-air temperature range, V_{CC} = 5 V \pm 0.5 V (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO LOAD		Т	ן = 25°C	;	MIN	МАХ	UNIT
FARAWETER	(INPUT)	(OUTPUT)	CAPACITANCE	MIN	TYP	MAX		WAA	UNIT
^t PLH	A or B	V	C _I = 15 pF		3.7	5.5	1	6.5	
^t PHL	AOIB	T			3.7	5.5	1	6.5	ns
^t PLH	A or P	V	$C_{1} = 50 \text{ pF}$		5.2	7.5	1	8.5	20
^t PHL	AUB	A or B Y	C _L = 50 pF		5.2	7.5	1	8.5	ns

noise characteristics, V_{CC} = 5 V, C_L = 50 pF, T_A = 25°C (see Note 4)

	PARAMETER	MIN	TYP	MAX	UNIT
VOL(P)	Quiet output, maximum dynamic V _{OL}		0.3	0.8	V
VOL(V)	Quiet output, minimum dynamic V _{OL}		-0.3	-0.8	V
VOH(V)	Quiet output, minimum dynamic V _{OH}		4.6		V
VIH(D)	High-level dynamic input voltage	3.5			V
V _{IL(D)}	Low-level dynamic input voltage			1.5	V


NOTE 4: Characteristics are for surface-mount packages only.

operating characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$

PARAMETER	TEST C	ONDITIONS	TYP	UNIT
C _{pd} Power dissipation capacitance	No load,	f = 1 MHz	9.5	pF



SGDS013 - FEBRUARY 2002



PARAMETER MEASUREMENT INFORMATION

NOTES: A. CL includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 1 MHz, Z_O = 50 Ω , t_f \leq 3 ns, t_f \leq 3 ns.
- D. The outputs are measured one at a time with one input transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third–party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Mailing Address:

Texas Instruments Post Office Box 655303 Dallas, Texas 75265

Copyright © 2002, Texas Instruments Incorporated