
### ASYNCHRONOUS BIDIRECTIONAL FIRST-IN, FIRST-OUT MEMORY

SCAS149A - APRIL 1990 - REVISED SEPTEMBER 1995

- Independent Asynchronous Inputs and Outputs
- Low-Power Advanced CMOS Technology
- Bidirectional
- 1024 Words by 9 Bits Each
- Programmable Almost-Full/Almost-Empty Flag
- Empty, Full, and Half-Full Flags

- Access Times of 25 ns With a 50-pF Load
- Data Rates From 0 to 50 MHz
- Fall-Through Times of 23 ns Max
- High Output Drive for Direct Bus Interface
- 3-State Outputs
- Available in 44-Pin PLCC (FN) Package





#### description

A FIFO memory is a storage device that allows data to be written into and read from its array at independent data rates. The SN74ACT2236 is arranged as two 1024 by 9-bit FIFOs for high speed and fast access times. It processes data at rates from 0 to 50 MHz with access times of 25 ns in a bit-parallel format.

The SN74ACT2236 consists of bus-transceiver circuits, two  $1024 \times 9$  FIFOs, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal FIFO memories. Enable  $\overline{OE}$  and DIR inputs are provided to control the transceiver functions. The select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between stored and real-time data. Figure 1 shows the five fundamental bus-management functions that can be performed with the SN74ACT2236.

The SN74ACT2236 is characterized for operation from 0°C to 70°C.


For more information on this device family, see the application report  $1K \times 9 \times 2$  Asynchronous FIFOs SN74ACT2235 and SN74ACT2236 in the 1996 High-Performance FIFO Memories Designer's Handbook, literature number SCAA012A.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# logic symbol†



<sup>&</sup>lt;sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.





#### **Terminal Functions**

TERMINAL							
NAME	NO.	I/O	DESCRIPTION				
AF/AEA, AF/AEB	15, 30	0	Almost full/almost empty flags. The almost-full/almost-empty A flag (AF/AEA) is defined by the almost-full/almost-empty offset value for FIFO A (X). AF/AEA is high when FIFO A contains X or less words or 1024 – X words. AF/AEA is low when FIFO A contains between X + 1 or 1023 – X words. The operation of the almost-full/almost-empty B flag (AF/AEB) is the same as AF/AEA for FIFO B.				
A0-A8	4-8, 10-13	I/O	A data inputs and outputs				
B0-B8	32-35, 37-41	I/O	B data inputs and outputs				
DAF, DBF	21, 24	I	Define-flag inputs. The high-to-low transition of $\overline{DAF}$ stores the binary value on $A0-A8$ as the almost-full/almost-empty offset value for FIFO A (X). The high-to-low transition of $\overline{DBF}$ stores the binary value of B0-B8 as the almost-full/almost-empty offset value for FIFO B (Y).				
EMPTYA, EMPTYB	20, 25	0	Empty flags. EMPTYA and EMPTYB are low when their corresponding memories are empty and high when they are not empty.				
FULLA, FULLB	18, 27	0	Full flags. FULLA and FULLB are low when their corresponding memories are full and high when they are not full.				
HFA, HFB	16, 29	0	Half-full flags. HFA and HFB are high when their corresponding memories contain 512 or more words, and low when they contain 511 or less words.				
LDCKA, LDCKB	17, 28	I	Load clocks. Data on A0–A8 is written into FIFO A on a low-to-high transition of LDCKA. Data on B0–B8 is written into FIFO B on a low-to-high transition of LDCKB. When the FIFOs are full, LDCKA and LDCKB have no effect on the data residing in memory.				
DIR, ŌE	2, 43	ı	Enable inputs. DIR and $\overline{\text{OE}}$ control the transceiver functions. When OE is high, both A0 – A8 and B0 – B8 are in the high-impedance state and can be used as inputs. With $\overline{\text{OE}}$ low and DIR high, the A bus is in the high-impedance state and B bus is active. When both $\overline{\text{OE}}$ and DIR are low, the A bus is active and the B bus is in the high-impedance state.				
RSTA, RSTB	22, 23	ı	Reset. A reset is accomplished in each direction by taking RSTA and RSTB low. This sets EMPTYA, EMPTYB, FULLA, FULLB, and AF/AEB high. Both FIFOs must be reset upon power up.				
SAB, SBA	1, 44	I	Select-control inputs. SAB and SBA select whether real-time or stored data is transferred. A low level selects real-time data, and a high level selects stored data. Eight fundamental bus-management functions can be performed as shown in Figure 1.				
UNCKA, UNCKB	19, 26	ı	Unload clocks. Data in FIFO A is read to B0 – B8 on a low-to-high transition of UNCKB. Data in FIFO B is read to A0 – A8 on a low-to-high transition of UNCKB. When the FIFOs are empty, UNCKA and UNCKB have no effect on data residing in memory.				

### programming procedure for AF/AEA

The almost-full/almost-empty flags (AF/AEA, AF/AEB) are programmed during each reset cycle. The almost-full/almost-empty offset value FIFO A (X) and for FIFO B (Y) are either a user-defined value or the default values of X = 256 and Y = 256. Below are instructions to program AF/AEA using both methods. AF/AEB is programmed in the same manner for FIFO B.

### user-defined X

Take DAF from high to low. This stores A0 thru A8 as X.

If RSTA is not already low, take RSTA high.


With DAF held low, take RSTA high. This defines the AF/AEA flag using X.

To retain the current offset for the next reset, keep DAF low.

#### default X

To redefine the AF/AE flag using the default value of X = 256, hold  $\overline{DAF}$  high during the reset cycle.










Figure 1. Bus-Management Functions

#### **SELECT-MODE CONTROL TABLE**

CON	ΓROL	OPERATION					
SAB	SBA	A BUS	B BUS				
L	L	Real-time B to A bus	Real-time A to B bus				
L	Н	FIFO B to A bus	Real-time A to B bus				
Н	L	Real-time B to A bus	FIFO A to B bus				
Н	Н	FIFO B to A bus	FIFO A to B bus				

#### **OUTPUT-ENABLE CONTROL TABLE**

CONTROL		OPERATION				
DIR	OE	A BUS	B BUS			
Х	Н	Input	Input			
L	L	Output	Input			
Н	L	Input	Output			

Figure 1. Bus-Management Functions (Continued)

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage range, V <sub>CC</sub>	
Input voltage: Control inputs	7 V
I/O ports	5.5 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, T <sub>A</sub>	0°C to 70°C
Storage temperature range, T <sub>stq</sub>	65°C to 150°C
Maximum junction temperature, T <sub>J</sub>	150°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

### recommended operating conditions

			'ACT22	236-20	'ACT22	236-30	'ACT22	236-40	'ACT22	36-60	
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
Vcc	Supply voltage		4.5	5.5	4.5	5.5	4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2		2		2		2		V
$V_{IL}$	Low-level input voltage			0.8		0.8		0.8		0.8	V
	High-level output cur-	A or B ports		-8		-8		-8		-8	A
ЮН	rent	Status flags		-8		-8		-8		-8	mA
1	Lave lavel and a company	A or B ports		16		16		16		16	A
lOL	Low-level output current	Status flags		8		8		8		8	mA
	Clock from your ov	LDCKA or LDCKB		50		33		25		16.7	N // 1
<sup>f</sup> clock	Clock frequency	UNCKA or UNCKB		50		33		25		16.7	MHz
		RSTA or RSTB low	20		20		25		25		
		LDCKA or LDCKB low	8		10		14		20		
	Dulas dunation	LDCKA or LDCKB high	8		10		14		20		
t <sub>W</sub>	Pulse duration	UNCKA or UNCKB low	8		10		14		20		ns
		UNCKA or UNCKB high	8		10		14		20		
		DAF or DBF high	10		10		10		10		
		Data before LDCKA or LDCKB↑	4		4		5		5		
		Define <u>AF/AE</u> : <u>D0</u> – D8 before DAF or DBF↓	5		5		5		5		ns
t <sub>su</sub>	Setup time	Define AF/AE: DAF or DBF↓ before RSTA or RSTB↑	7		7		7		7		
		Define AF/AE (default): DAF or DBF high before RSTA or RSTB↑	5		5		5		5		
		RSTA or RSTB inactive (high) before LDCKA or LDCKB↑	5		5		5		5		
		Data after LDCKA or LDCKB↑	1		1		2		2		
		Define AF/AE: D0 – D8 after DAF or DBF↓	0		0		0		0		ns
t <sub>h</sub>	Hold time	Define AF/AE: DAF or DBF low after RSTA or RSTB↑	0		0		0		0		
		Define AF/AE (default): DAF or DBF high after RSTA or RSTB↑	0		0		0		0		
TA	Operating free-air temper	ature	0	70	0	70	0	70	0	70	°C



### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	PARAMETER TEST CONDITIONS					TYP <sup>†</sup>	MAX	UNIT
Vон		$V_{CC} = 4.5 \text{ V},$	$I_{OH} = -8 \text{ mA}$		2.4			V
.,	Flags	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 8 \text{ mA}$				0.5	.,
VOL	I/O ports	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 16 \text{ mA}$				0.5	V
II		$V_{CC} = 5.5 \text{ V},$	$V_I = V_{CC}$ or 0				±5	μΑ
loz		$V_{CC} = 5.5 \text{ V},$	$V_O = V_{CC}$ or 0				±5	μΑ
I <sub>OZ</sub>		$V_I = V_{CC} - 0.2 \text{ V or}$	0			10	400	μΑ
Δlcc§	DIR, OE	V <sub>CC</sub> = 5.5 V,	One input at 3.4 V,	Other inputs at V <sub>CC</sub> or GND			2	mA
ΣICC3	Other inputs	VCC = 5.5 V,	One input at 3.4 v,	Other inputs at VCC or GND			1	ША
Ci		$V_{ } = 0,$	f = 1 MHz			4		pF
Co		$V_{O} = 0,$	f = 1 MHz			8		pF

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

# switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L$ = 50 pF (unless otherwise noted) (see Figures 4 and 5)

	FROM	то	Ά(	CT2236-2	20	'ACT22	236-30	'ACT22	236-40	'ACT22	236-60	
PARAMETER	(INPUT)	(OUTPUT)	MIN	TYP <sup>†</sup>	MAX	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
,	LDCK		50			33		25		16.7		N41.1-
fmax	UNCK		50			33		25		16.7		MHz
t <sub>pd</sub>	LDCK↑, LDCKB↑	B or A	8		23	8	23	8	25	8	27	ns
t <sub>pd</sub>	UNCKA↑, UNCKB↑	B or A	10	17	25	10	25	10	35	10	45	ns
<sup>t</sup> PLH	LDCK↑, LDCKB↑	EMPTYA, EMPTYB	4		15	4	15	4	17	4	19	ns
<sup>t</sup> PHL	UNCKA↑, UNCKB↑	EMPTYA, EMPTYB	2		17	2	17	2	19	2	21	ns
<sup>t</sup> PHL	$\overline{RSTA} \downarrow, \overline{RSTB} \downarrow$	EMPTYA, EMPTYB	2		18	2	18	2	20	2	22	ns
t <sub>PHL</sub>	LDCK↑, LDCKB↑	FULLA, FULLB	4		15	4	15	4	17	4	19	ns
tPLH	UNCKA↑, UNCKB↑	FULLA, FULLB	4		15	4	15	4	17	4	19	ns
t <sub>PLH</sub>	RSTA↓, RSTB↓	FULLA, FULLB	2		15	2	15	2	17	2	19	ns
t <sub>PLH</sub>	RSTA↓, RSTB↓	AF/AEA, AF/AEB	2		15	2	15	2	17	2	19	ns
<sup>t</sup> PLH	LDCK↑, LDCKB↑	HFA, HFB	2		15	2	15	2	17	2	19	ns
<sup>t</sup> PHL	UNCKA↑, UNCKB↑	HFA, HFB	4		19	4	19	4	21	4	23	ns
tPHL	RSTA↓, RSTB↓	HFA, HFB	1		15	1	15	1	17	1	19	ns
t <sub>pd</sub>	SAB or SBA¶	B or A	1		11	1	11	1	13	1	15	ns
t <sub>pd</sub>	A or B	B or A	1		11	1	11	1	13	1	15	ns
tpd	LDCK↑, LDCKB↑	AF/AEA, AF/AEB	2		19	2	19	2	21	2	23	ns
<sup>t</sup> pd	UNCKA↑, UNCKB↑	AF/AEA, AF/AEB	2		19	2	19	2	23	2	23	ns
t <sub>en</sub>	DIR, OE	A or B	2		12	2	12	2	14	2	16	ns
<sup>t</sup> dis	DIR, OE	A or B	1		10	1	10	1	12	1	14	ns

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

These parameters are measured with the internal output state of the storage register opposite to that of the bus input.



<sup>‡</sup> I<sub>CC</sub> tested with outputs open. § This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or V<sub>CC</sub>.

# operating characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

	PARAMETER	TEST CONDITIONS	TYP	UNIT	
<u> </u>	Dower dissination conscitance per 1K hite	Outputs enabled	C 50 pE f _ 5 MHz	71	pF
□ opd	C <sub>pd</sub> Power dissipation capacitance per 1K bits	Outputs disabled	$C_L = 50 \text{ pF, f} = 5 \text{ MHz}$	57	þΓ

### TYPICAL CHARACTERISTICS

## **PROPAGATION DELAY TIME** LOAD CAPACITANCE typ + 8 V<sub>CC</sub> = 5 V T<sub>A</sub> = 25°C $R_L = 500 \Omega$ typ + 6tpd- Propagation Delay Time - ns typ + 4 typ + 2 typ typ - 2 0 50 100 150 200 250 300 C<sub>L</sub> - Load Capacitance - pF

## SUPPLY VOLTAGE typ + 2 V<sub>C</sub>C = 5 V f<sub>i</sub> = 5 MHz 님 T<sub>A</sub> = 25°C C<sub>pd</sub> - Power Dissipation Capacitance typ + 1 typ typ - 1 typ - 2 typ 4.5 4.6 4.7 4.8 4.9 5 5.1 5.2 5.3 5.4 5.5 V<sub>CC</sub> - Supply Voltage - V

POWER DISSIPATION CAPACITANCE

Figure 2 Figure 3

### calculating power dissipation

The maximum power dissipation (P<sub>T</sub>) can be calculated by:

$$P_T = V_{CC} \times [I_{CC} + (N \times \Delta I_{CC} \times dc)] + \Sigma (C_{pd} \times V_{CC}^2 \times f_i) + \Sigma (C_L \times V_{CC}^2 \times f_o)$$

where:

= power-down I<sub>CC</sub> maximum Icc

= number of inputs driven by a TTL device

 $\Delta I_{CC}$  = increase in supply current

= duty cycle of inputs at a TTL high level of 3.4 V

 $C_{pd}$  = power dissipation capacitance

C<sub>L</sub> = output capacitive load = data input frequency = data output frequency  $f_0$ 



### PARAMETER MEASUREMENT INFORMATION





Figure 4. Standard CMOS Outputs (All Flags)



PARAMETER		RL	C <sub>L</sub> †	S1	S2
	tPZH 500 C 50 F		Open	Closed	
<sup>t</sup> en	tPZL	500 Ω	50 pF	Closed	Open
	<sup>t</sup> PHZ	500.0	50 · 5	Open	Closed
<sup>t</sup> dis	t <sub>PLZ</sub>	500 Ω	50 pF	Closed	Open
t <sub>pd</sub> or t <sub>t</sub>	pd or t <sub>t</sub> – 50 pF		Open	Open	

<sup>†</sup> Includes probe and test-fixture capacitance

Figure 5. 3-State Outputs (A0-A8, B0-B8)





ti.com 30-Mar-2005

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SN74ACT2236-20FN	OBSOLETE	PLCC	FN	44	TBD	Call TI	Call TI
SN74ACT2236-30FN	OBSOLETE	PLCC	FN	44	TBD	Call TI	Call TI
SN74ACT2236-40FN	OBSOLETE	PLCC	FN	44	TBD	Call TI	Call TI
SN74ACT2236-60FN	OBSOLETE	PLCC	FN	44	TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### FN (S-PQCC-J\*\*)

#### 20 PIN SHOWN

#### PLASTIC J-LEADED CHIP CARRIER



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-018



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

#### **Products Amplifiers** amplifier.ti.com Data Converters dataconverter.ti.com DSP dsp.ti.com Clocks and Timers www.ti.com/clocks Interface interface.ti.com Logic logic.ti.com Power Mgmt power.ti.com Microcontrollers microcontroller.ti.com www.ti-rfid.com RF/IF and ZigBee® Solutions www.ti.com/lprf

Applications	
Audio	www.ti.com/audio
Automotive	www.ti.com/automotive
Broadband	www.ti.com/broadband
Digital Control	www.ti.com/digitalcontrol
Medical	www.ti.com/medical
Military	www.ti.com/military
Optical Networking	www.ti.com/opticalnetwork
Security	www.ti.com/security
Telephony	www.ti.com/telephony
Video & Imaging	www.ti.com/video
Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2008, Texas Instruments Incorporated