SN54ABT5400A, SN74ABT5400A 11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS661B - FEBRUARY 1996 - REVISED MAY 1997

- **Output Ports Have Equivalent 25-** Ω Series **Resistors, So No External Resistors Are** Required
- State-of-the-Art *EPIC*-II*B*[™] BiCMOS Design Significantly Reduces Power Dissipation
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Typical V_{OLP} (Output Ground Bounce) < 1 V at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$
- Typical V_{OLV} (Output Undershoot) < 0.5 V at $V_{CC} = 5 V, T_A = 25^{\circ}C$
- **Package Options Include Plastic** Small-Outline (DW) Package and Ceramic Chip Carriers (FK) and DIPs (JT)

description

These 11-bit buffers and line drivers are designed specifically to improve both the performance and density of 3-state memory address drivers, clock drivers, and bus-oriented receivers and transmitters.

The 3-state control gate is a 2-input AND gate with active-low inputs so that if either output-enable (OE1 or OE2) input is high, all 11 outputs are in the high-impedance state.

The outputs, which are designed to source or sink up to 12 mA, include equivalent 25- Ω series resistors to reduce overshoot and undershoot.

To ensure the high-impedance state during power up or power down, \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

Y1 [28	D1
Y2 [2	27	D2
Y3 [3	26	D3
Y4 [4	25	D4
Y5 [5	24	D5
Y6 [6	23	D6
GND [7	22]∨ _{CC}
GND [8	21	V _{CC}
Y7 [9	20	D7
Y8 [10	19	D8
Y9 [11	18	D9
Y10	12	17	D10
Y11 [13	16	D11
OE1	14	15	OE2

SN54ABT5400A . . . JT PACKAGE

SN74ABT5400A . . . DW PACKAGE

(TOP VIEW)

SN54ABT5400A . . . FK PACKAGE (TOP VIEW)

		2		D5	D6	Vcc	V CC	D7	D8			
	$\left(\right. \right)$		⊐ת 1	3	2	1	20	口 27	26			
D3	þ	5	+	3	2	1	20	21		25 C	D9	
D2	þ	6							2	24	D1	0
D1	þ	7							2	23	D1	1
Y1	þ	8							2	22	OE	2
Y2	þ	9							2	21 [OE	1
Y3 Y4	þ	10							2	20	Y1	1
Y4	þ	11								19[Y1	0
		1	21 7	3	14	15		17	18			
1	-	νr.		76	GND	GND	77	Υ8	Υ9		•	

The SN54ABT5400A is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ABT5400A is characterized for operation from -40°C to 85°C.

	FUNCTION TABLE									
	INPUTS	OUTPUT								
OE1	OE2	D	Y							
L	L	L	L							
L	L	Н	н							
н	Х	Х	Z							
Х	Н	Х	Z							



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC-IIB is a trademark of Texas Instruments Incorporated

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters




Copyright © 1997, Texas Instruments Incorporated


SN54ABT5400A, SN74ABT5400A 11-BIT LINE/MEMORY DRIVERS WITH 3-STATE OUTPUTS

SCBS661B - FEBRUARY 1996 - REVISED MAY 1997

logic symbol[†]



logic diagram (positive logic)



To Ten Other Channels

[†] This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

Pin numbers shown are for the DW and JT packages.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[‡]

Supply voltage range, V _{CC}	
Input voltage range, V _I (see Note 1)	–0.5 V to 7 V
Voltage range applied to any output in the high or power-off state, Vo	–0.5 V to 5.5 V
Current into any output in the low state, IO	30 mA
Input clamp current, I _{IK} (V _I < 0)	–18 mA
Output clamp current, I _{OK} (V _O < 0)	
Package thermal impedance, θ_{JA} (see Note 2): DW package	
Storage temperature range, T _{stg}	–65°C to 150°C

[‡] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed. 2. The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51.



recommended operating conditions (see Note 3)

			SN54ABT	5400A	SN74ABT	5400A	UNIT
			MIN	MAX	MIN	MAX	UNIT
VCC	Supply voltage		4.5	5.5	4.5	5.5	V
VIH	High-level input voltage		2	EW	2		V
VIL	Low-level input voltage			0.8		0.8	V
VI	Input voltage		0 0	Vcc	0	VCC	V
ЮН	High-level output current		²	-12		-12	mA
IOL	Low-level output current		202	12		12	mA
$\Delta t/\Delta v$	Input transition rise or fall rate	Outputs enabled	A.	10		10	ns/V
Т _А	Operating free-air temperature		-55	125	-40	85	°C

NOTE 3: Unused inputs must be held high or low to prevent them from floating.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

DAG	RAMETER	TEST CON	IDITIONS	Т	A = 25°C	;	SN54ABT	5400A	SN74ABT	5400A	
PA	RAMETER	TEST CON	DITIONS	MIN	TYP†	MAX	MIN	MAX	MIN	MAX	UNIT
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.2		-1.2		-1.2	V
		V _{CC} = 4.5 V,	$I_{OH} = -1 \text{ mA}$	3.35	3.7		3.3		3.35		
Vari		$V_{CC} = 5 V,$	$I_{OH} = -1 \text{ mA}$	3.85	4.2		3.8		3.85		V
VOH		V _{CC} = 4.5 V	I _{OH} = -3 mA				3		3.1		v
		VCC = 4.5 V	I _{OH} = -12 mA	2.6					2.6		
VOL		V _{CC} = 4.5 V	I _{OL} = 8 mA					0.8		0.65	V
VOL		VCC - 4.5 V	I _{OL} = 12 mA							0.8	v
V _{hys}					100						mV
Ц		V _{CC} = 5.5 V,	$V_I = V_{CC} \text{ or } GND$			±1		±1		±1	μΑ
IOZH		V _{CC} = 5.5 V,	$V_{O} = 2.7 V$			10		10		10	μΑ
IOZL	V _{CC} = 5.5 V,		$V_{O} = 0.5 V$			-10		-10		-10	μΑ
l _{off}		$V_{CC} = 0,$	$V_I \text{ or } V_O \leq 4.5 \text{ V}$			±100	4	22		±100	μΑ
ICEX		V _{CC} = 5.5 V, V _O = 5.5 V	Outputs high			50	UC7	50		50	μΑ
lo		V _{CC} = 5.5 V,	V _O = 2.5 V	-25	-45	-100	25	-100	-25	-100	mA
los‡		V _{CC} = 5.5 V,	VO = 0	-50		-200	2 –50	-200	-50	-200	mA
		V _{CC} = 5.5 V,	Outputs high		5	50		50		50	μΑ
ICC		$I_{O} = 0,$	Outputs low		36	45		45		45	mA
	_	$V_{I} = V_{CC}$ or GND	Outputs disabled		1	50		50		50	μΑ
	Data inputs	$V_{CC} = 5.5 V$, One input at 3.4 V,	Outputs enabled			1.5		1.5		1.5	
∆ICC§	Data inputs	Other inputs at V _{CC} or GND	Outputs disabled			0.05		0.05		0.05	mA
	Control inputs	$V_{CC} = 5.5 V$, One in Other inputs at V_{CC}	put at 3.4 V, or GND			1.5		1.5		1.5	
Ci		V _I = 2.5 V or 0.5 V			3						pF
Co		$V_{O} = 2.5 \text{ V or } 0.5 \text{ V}$			8						pF

[†] All typical values are at $V_{CC} = 5$ V.

[‡]Not more than one output should be tested at a time, and the duration of the test should not exceed one second.

§ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



SN54ABT5400A, SN74ABT5400A **11-BIT LINE/MEMORY DRIVERS** WITH 3-STATE OUTPUTS

SCBS661B - FEBRUARY 1996 - REVISED MAY 1997

switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 50 \text{ pF}$ (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	FROM TO (INPUT) (OUTPUT)		V _{CC} = 5 V, T _A = 25°C			SN54ABT5400A		SN74ABT5400A		
		(001-01)	MIN	TYP	MAX	MIN	MAX	MIN	MAX		
^t PLH	D	v	2	4.5	5.2	2	6.3	2	6.2	ns	
^t PHL	D	T	1.5	3.7	5	1.5	5.7	1.5	5.6	115	
^t PZH	OE	V	2.5	5.7	7.6	2.5	8.8	2.5	8.7	50	
^t PZL	OE	Ŷ	2	4.4	6.3	3	7.6	2	7.5	ns	
^t PHZ	OE	V	1.5	3.6	4.4	1.5	5.5	1.5	5.2		
^t PLZ	UE	ſ	1.5	4.2	5.4	2 1.5	7.4	1.5	6.9	ns	

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



7 V \cap **S1** O Open **500** Ω From Output TEST **S1** $(\Lambda \Lambda)$ **Under Test** GND Open tPLH/tPHL C_L = 50 pF 7 V **500** Ω tPLZ/tPZL (see Note A) Open tPHZ/tPZH LOAD CIRCUIT 3 V **Timing Input** 1.5 V 0 V t_{su} th 3 V **Data Input** 1.5 V 1.5 V 0 V **VOLTAGE WAVEFORMS** SETUP AND HOLD TIMES 3 V 3 V Output 1.5 V 1.5 V Input 1.5 V 1.5 V Control 0 V 0 V ^tPZL - tPHL ^tPLH Output ^tPLZ VOH 3.5 V Waveform 1 1.5 V 1.5 V 1.5 V Output S1 at 7 V V_{OL} + 0.3 V VOL VOL (see Note B) ^tPHZ ^tPLH tPHL -^tPZH Output ٧он ٧он Waveform 2 V_{OH} – 0.3 V 1.5 V 1.5 V 1.5 V Output S1 at Open ≈ 0 V VOL (see Note B) **VOLTAGE WAVEFORMS VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES ENABLE AND DISABLE TIMES** INVERTING AND NONINVERTING OUTPUTS LOW- AND HIGH-LEVEL ENABLING

PARAMETER MEASUREMENT INFORMATION

NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz, Z_Q = 50 Ω, t_f ≤ 2.5 ns. t_f ≤ 2.5 ns.
- D. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuit and Voltage Waveforms



www.ti.com

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins I	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74ABT5400ADWR	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT5400ADWRE4	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ABT5400ADWRG4	ACTIVE	SOIC	DW	28	1000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION

REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION
*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN74ABT5400ADWR	SOIC	DW	28	1000	330.0	32.4	11.35	18.67	3.1	16.0	32.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ABT5400ADWR	SOIC	DW	28	1000	367.0	367.0	55.0

DW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



NOTES:

A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).

D. Falls within JEDEC MS-013 variation AE.



LAND PATTERN DATA



NOTES:

A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Refer to IPC7351 for alternate board design.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46C and to discontinue any product or service per JESD48B. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Mobile Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconnectivity		

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated