## SN54LS68, SN54LS69, SN74LS68, SN74LS69 **DUAL 4-BIT DECADE OR BINARY COUNTERS**

DECEMBER 1983 - REVISED MARCH 1988

SDLS196

- Heavy Duty Outputs IOL Rated at 8mA/16 mA
- Counter One of Either 'LS68 or 'LS69 Has ٠ Individual Clicks for the A Flip-Flop
- Direct Clear for Each 4-Bit Counter
- Guaranteed Maximum Count Frequency is 50 MHz for 'LS69 and 40 MHz for 'LS68

## description

Each of the 'LS68 and 'LS69 circuits contain two fourbit counters. The 'LS68 is a dual decade counter, while the 'LS69 is a dual binary counter. Counter number one of both the 'LS68 and 'LS69 has two clock pins. Clock 1 is for the A flip-flop, while clock 2 is for the B, C, D flipflops. Counter one of the 'LS68 can perform bi-quinary counting. All 10A outputs are rated with sufficient IOL to drive clock 2 while maintaining a full fan-out.

All clocks trigger on the high-to-low transition of the clock pulse. All counters have direct overriding clear pins which, when low, reset QA, QB, QC, and QD low regardless of the state of the clock.

The SN54LS68 and SN54LS69 circuits are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LS68 and SN74LS69 circuits are characterized for operation from 0°C to 70°C

#### logic symbols<sup>†</sup>





(TOP VIEW)



NC - No internal connection



 $^\dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12 Pin numbers shown are for D, J, and N packages.

PRODUCTION DATA (r. 1976 - contain information current as of publics on data. Products conform to specifications per to rend 1 Texas Instruments standard werrent. 1 - contain does not necessarily include term contained and parameters.



POST OFFICE BOX 655012 . DALLAS TEXAS 75265

# SN54LS68, SN54LS69, SN74LS68, SN74LS69 DUAL 4-BIT DECADE OR BINARY COUNTERS

'LS68 DECADE COUNTER BCD COUNT SEQUENCE (See Note 1) Applies to Counters 1 & 2				LS68 DECADE COUNTER BLOUINARY SEQUENCE (See Note 2) Applies to Counter 1 only					<sup>4</sup> LS69 BCD CC ∢See No Applies	LS69 BINARY COUNTER BCD COUNT SEQUENCE (See Note 3) Applies to Counters 1 & 2					
COLINE			OUTPUT		 COUNT	OUTPUT			COUNT	OUTPUT					
COONET	0p	ac	α <sub>B</sub>	QA.		QA	QD	<u>a</u> c	QB			QC	QB	<u> </u>	
0	L	L	L	L	0	L	L	L	L	O	L	L	L	L	
1	ļĻ	L	L	н	1	L	L	L	н	1	L L	L	L	н	
2	L	Ł	н	L	 2	L	L	н	L	2	1 L	L	ιH	L	
3	L	L	н	н	3	L	L	н	н	3	L	L	н	н	
4	L	н	L	L	4	12	н	L	L	4	L	н	L	L	
5	1 L	н	L	н	5	H I	L	L	L	5	L	н	L	н	
6	L	н	н	L	6	н	L	L	н	6	٤	н	н	L	
	1	н	н	н	7	н	L	н	L	7	L	н	н	н	
7				1	8	н	L	н	н	8	н	L	Ł	L	
7 8	н	L	L						1		1 C				

13

14

15

H I

н

н

н

н

н н

н

L H

L

н

2. Output  $10_A$  is connected to 1CLK1 for bi-quinary count.

3. Output  $1Q_A$  is connected to 1CLK2 for binary count.



schematics of inputs and outputs

.

Texas

### **INSTRUMENTS**

POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

# SN54LS68, SN54LS69, SN74LS68, SN74LS69 DUAL 4-BIT DECADE OR BINARY COUNTERS ----

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 4)		
Input voltage: Clear inputs		
Clock inputs		5.5 V
Operating free-air temperature range:	SN54LS'	
	SN74LS'	
Storage temperature range		— 65°С to 150°С
NOTE 4: Voltage values are with respect to network of the state of the	<b>ork ground terminal.</b> In die Eurike Heuriten werdenst 12 daeraa	

## recommended operating conditions

				SN54LS	r					
				MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage			4.5	5	5.5	4.75	5	5.25	V
⊻ін	High-level input voltage	2			2			V		
VIL	Low-level input voltage					0.7			0.8	V
юн	High-level output current			- 1			- 1	mΑ		
10L	Low-level output current	1		8			16	mA		
		1CLK1				50	0		50	
		10142	LS68	0		20	0		20	MHz
fmax	Clock frequency	TULKZ	'LS69	0		25	0		25	
		201 8	'LS68	0		40	0		40	
		ZULK	LS69	0		50	0		50	
		1CLK1					10			]
		10182	'LS68	25			25			
	Parlon and th	I GENZ	'L\$69	20			20			
	r unaer verigit in		'L\$68	13			13			]
		2CLK LS		10			10			
		CLEAR	CLEAR				15			1
t <sub>su</sub>	Clear inactive-state set-up time			25			25			ns
TA	Operating free-air temperature					125	0		70	°C

.

and a second second second



POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

# SN54LS68, SN54LS69, SN74LS68, SN74LS69 DUAL 4-BIT DECADE OR BINARY COUNTERS

	AGAMETED	-	TEST COMPLETIONS			SN54LS	•	SN74LS'			
	ANAMETEN	TEST CONDITIONS			MiN	түр‡	MAX	MIN	TYP	MAX	JUAIT
Vik.		$V_{CC} = MiN,  i_1 = -18 \text{ mA}$				- 1.5				- 1.5	V
∨он		V <sub>CC</sub> = MIN, VIL = MAX	V <sub>IH</sub> = 2 V.	1 <sub>0H</sub> = - 1 mA	2.5	3.4		2.7	3.4		v
Vol		VCC = MIN,	VIH = 2 V,	10L = 8 mA		0.25	0.4		0.25	0.4	1/
·OL		VIL - MAX		IOL=16mA	1				0.35	0.5	1
1.	CLK	V <sub>CC</sub> = MAX,			0.1			0.1			
· I	CLR	V <sub>CC</sub> = MAX,	Vt ≖ 7 V				0.1			0.1	] "```
	CLK	- V MAX	N 37.V			40			40		
н	CLR		v1 - 2.7 v			20			20	1 "	
	1CLK1, 2CLK					- 2			- 2		
ΠL (	1CLK2	VCC = MAX.	V1 = 0.4 V				- 1.2			- 1.2	mA
	CLR						- 0.2			- 0.2	
l <u>os</u> §		VCC = MAX,	Vo=0V		- 20		- 100	- 20		- 100	mA
lcc		V <sub>CC</sub> = MAX,	see Note 5		1	36	54		36	54	mA

t For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions. ‡ All typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ . § Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second. NOTE 5:  $I_{CC}$  is measured with all inputs grounded and all outputs open.

# switching characteristics, $V_{CC} = 5 V$ , $T_A = 25^{\circ}C$ (see note 6)

PARAMETER	FROM	то	TEST CON			'LS68		I	'LS69				
	(INPUT)	(OUTPUT)				ТҮР	MAX	MIN	ТҮР	MAX	UNI		
fmax	1CLK1	10 <sub>A</sub>			50	70		50	70		MHz		
fmax		10 <sub>8</sub> , 10 <sub>0</sub> , 10 <sub>0</sub>			20	30		25	35		MHz		
fmax		20 <sub>A</sub> , 20 <sub>B</sub> 20 <sub>C</sub> , 20 <sub>D</sub>			40	60		50	70		MHz		
TPLH	1CLK1	10.				7	11	1	7	11			
1PHL						14	21		14	21	ns		
tPLH	1CLK2	1CLK2	10 a				8	12		7	11	<b>-</b>	
<sup>T</sup> PHL				, GB				12	18	· -	14	21	
TPLH			100				15	23		16	24	-	
1PHL			·	$B_1 = 1 k O$	$B_1 = 1 k \Omega$ $C_2 = 30 c E$		21	32	1	21	32	113	
IPLH			100	<u> </u>	с[- 10 рі		8	12	( (	25	38		
<sup>t</sup> PHL						13	20		30	45			
IPLH		20.0				7	11		7	11			
1PHL		A				14	21		14	21			
t <u>p</u> lh		20 в				16	24		14	21			
TPHL	2CLK	2CLK	6				19	29		19	29		
<sup>I</sup> PLH			20-				23	35		23	35	115	
TPHL							27	40		27	40		
<u>тргн</u>		20 -				16	24		32	48			
TPHL		200				19	29		36	54			
Teht	Any CLR	Any Q				20	30		20	30	ns		

NOTE 6: Load circuits and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655012 + DALLAS, TEXAS 75265

21 -11 2

٠

#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright @ 1996, Texas Instruments Incorporated

#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated