

SLLS935A - AUGUST 2008 - REVISED AUGUST 2012

70-V Fault-Protected RS-485 Transceiver With Cable Invert

Check for Samples: SN65HVD1794, SN65HVD1795, SN65HVD1796

FEATURES

- Bus-Pin Fault Protection to > ±70 V
- Cable Invert Function Allows Correction for Reversed Bus Pins
- Common-Mode Voltage Range (-20 V to 25 V) More Than Doubles TIA/EIA 485 Requirement
- Bus I/O Protection
 - ±16 kV JEDEC HBM Protection
- Reduced Unit Load for Up to 256 Nodes

- Failsafe Receiver for Open-Circuit, Short-Circuit and Idle-Bus Conditions
- Low Power Consumption
 - I_{CC} 5 mA Quiescent During Operation
- Power-Up, Power-Down Glitch-Free Operation

APPLICATIONS

Designed for RS-485 and RS-422 Networks

DESCRIPTION

These devices are designed to survive overvoltage faults such as direct shorts to power supplies, mis-wiring faults, connector failures, cable crushes, and tool mis-applications. They are also robust to ESD events, with high levels of protection to human-body model specifications.

These devices combine a differential driver and a differential receiver, which operate from a single power supply. The driver differential outputs and the receiver differential inputs are connected internally to for a bus port suitable for half-duplex (two-wire bus) communication. A cable invert pin (INV) allows active correction of miswires that may occur during installation. Upon detecting communication errors, the user can apply a logic HIGH to the INV pin, effectively inverting the polarity of the differential bus port, thereby correcting for the reversed bus wires.

These devices feature a wide common-mode voltage range, making them suitable for multi-point applications over long cable runs. These devices are characterized from –40°C to 105°C.




Table 1. PRODUCT SELECTION GUIDE

PART NUMBER	DUPLEX	SIGNALING RATE	NODES	CABLE LENGTH
SN65HVD1794	Half	115 kbps	Up to 256	1500 m
SN65HVD1795 PREVIEW	Half	1 Mbps	Up to 256	150 m
SN65HVD1796 PREVIEW	Half	10 Mbps	Up to 64	50 m

For similar features with 3.3 V supply operation, see the SN65HVD1781 (SLLS877).



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




SLLS935A - AUGUST 2008 - REVISED AUGUST 2012

www.ti.com

This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage.

ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications.



DEVICE INFORMATION



INPUT	ENABLE	INVERT	OUTPUTS		
D	DE	INV	Α	В	
н	Н	L	н	L	Actively drive normal bus High
L	Н	L	L	Н	Actively drive normal bus Low
Н	Н	Н	L	Н	Actively drive inverted bus High (drive normal bus Low)
L	Н	Н	Н	L	Actively drive inverted bus Low (drive normal bus High)
Х	L	Х	Z	Z	Driver disabled
Х	OPEN	Х	Z	Z	Driver disabled by default
OPEN	Н	L	Н	L	Actively drive bus High by default
OPEN	Н	Н	L	Н	Actively drive bus Low by default (inverted cable)

DRIVER FUNCTION TABLE

RECEIVER FUNCTION TABLE

RECEIVER FUNCTION TABLE								
DIFFERENTIAL INPUT	INVERT	OUTPUT						
$V_{ID} = V_A - V_B$	INV	R						
V -V	L or OPEN	Н	Receive valid bus High					
$V_{IT+} < V_{ID}$	Н	L	Receive inverted bus Low					
$V_{IT-} < V_{ID} < V_{IT+}$	Х	?	Indeterminate bus state					
	L or OPEN	L	Receive valid bus Low					
$V_{ID} < V_{IT-}$	н	Н	Receive inverted bus High					
	L or OPEN	Н	Fail-safe high output					
Open-circuit bus	Н	L	Failsafe inverted output					
Short-circuit bus	L or OPEN	Н	Fail-safe high output					
Short-circuit bus	Н	L	Failsafe inverted output					
Idle (termineted) bus	L or OPEN	Н	Fail-safe high output					
Idle (terminated) bus	Н	L	Failsafe inverted output					

2



ABSOLUTE MAXIMUM RATINGS⁽¹⁾

		VALUE	UNIT
V_{CC}	Supply voltage	-0.5 to 7	V
	Voltage range at A and B pins with respect to GND	-70 to 70	V
	Voltage range across A and B pins (differential)	-70 to 70	V
	Input voltage range at any logic pin	-0.3 to V _{CC} + 0.3	V
	Voltage input range, transient pulse, A and B, through 100 Ω	-100 to 100	V
	Receiver output current	-24 to 24	mA
TJ	Junction temperature	170	°C
	Continuous total power dissipation	See Dissipation Rating Table	
	IEC 60749-26 ESD (human-body model), bus terminals and GND	±16	kV
	JEDEC Standard 22, Test Method A114 (human-body model), bus terminals and GND	±16	kV
	JEDEC Standard 22, Test Method A114 (human-body model), all pins	±4	kV
	JEDEC Standard 22, Test Method C101 (charged-device model), all pins	±2	kV
	JEDEC Standard 22, Test Method A115 (machine model), all pins	±400	V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

PACKAGE DISSIPATION RATINGS

PACKAGE	JEDEC THERMAL MODEL	T _A < 25°C RATING	DERATING FACTOR ABOVE T _A = 25°C	T _A = 85°C RATING	T _A = 105°C RATING
	High-K	905 mW	7.25 mW/°C	470 mW	325 mW
SOIC (D) 8-pin	Low-K	516 mW	4.1 mW/°C	268 mW	186 mW
	High-K	2119 mW	16.9 mW/°C	1100 mW	763 mW
PDIP (P) 8-pin	Low-K	976 mW	7.8 mW/°C	508 mW	352 mW

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage		4.5	5	5.5	V
VI	Input voltage at	put voltage at any bus terminal (separately or common mode) ⁽¹⁾			25	V
VIH	High-level input	voltage (driver, driver enable, and invert inputs)	2		V _{CC}	V
V _{IL}	Low-level input	voltage (driver, driver enable, and invert inputs)	0		0.8	V
V _{ID}	Differential input	voltage	-25		25	V
	Output current, driver		-60		60	mA
I _O	Output current, receiver		-8		8	mA
RL	Differential load resistance		54	60		Ω
CL	Differential load	capacitance		50		pF
		HVD1794			115	kbps
1/t _{UI}	Signaling rate	HVD1795			1	N dia a
		HVD1796			10	Mbps
T _A	Operating free-air temperature (See application section for thermal information)		-40		105	°C
TJ	Junction temperation	ature	-40		150	°C

(1) By convention, the least positive (most negative) limit is designated as minimum in this data sheet.

SLLS935A - AUGUST 2008 - REVISED AUGUST 2012

www.ti.com

NSTRUMENTS

Texas

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	6	MIN	TYP	MAX	UNIT
V _{od}	Driver differential output voltage magnitude	RS-485 with common-mode load, $V_{CC} > 4.75$ V, see Figure 2	$T_A \le 85^\circ$ $T_A \le 10^\circ$		1.5 1.4			V
		$R_L = 54 \Omega, 4.75 V \le V$	 CC ≤ 5.25	V	1.5	2		
		R _L = 100 Ω, 4.75 V ≤ V	V _{CC} ≤ 5.2	5 V	2	2.5		
Δ V _{OD}	Change in magnitude of driver differential output voltage	R _L = 54 Ω			-0.2	0	0.2	V
V _{OC(SS)}	Steady-state common-mode output voltage				1	V _{CC} /2	3	V
ΔV _{OC}	Change in differential driver output common- mode voltage				-100	0	100	mV
V _{OC(PP)}	Peak-to-peak driver common-mode output voltage	Center of two $27-\Omega$ loss Figure 3	ad resisto	rs, See		500		mV
C _{OD}	Differential output capacitance					23		pF
V _{IT+}	Positive-going receiver differential input voltage threshold					-100	-10	mV
V _{IT-}	Negative-going receiver differential input voltage threshold	$V_{CM} = -20 V \text{ to } 25 V$			-200	-150		mV
V _{HYS}	Receiver differential input voltage threshold hysteresis $(V_{IT+} - V_{IT-})$				30	50		mV
V _{OH}	Receiver high-level output voltage	I _{OH} = -8 mA			2.4	V _{CC} - 0.3		V
M		L 9 m 4	T _A ≤ 85°C			0.2	0.4	V
V _{OL}	Receiver low-level output voltage	I _{OL} = 8 mA	T _A ≤ 105	5°C		0.2	0.5	V
I	Driver input, driver enable, and invert input current				-100		100	μA
l _{os}	Driver short-circuit output current				-250		250	mA
			94, 95	V _I = 12 V		75	125	
l _l	Bus input current (disabled driver)	V_{CC} = 4.5 to 5.5 V or	54, 55	$V_{I} = -7 V$	-100	-40		μA
.1		V_{CC} = 0 V, DE at 0 V	96	V _I = 12 V			500	μ, ,
				$V_I = -7 V$	-400			
I _{CC}	Supply current (quiescent)	Driver enabled	DE = 5\			4	6	mA
		Driver disabled	DE = GND			2	4	
	Supply current (dynamic)	See TYPICAL CHARA	CTERIS	FICS section				

Copyright © 2008–2012, Texas Instruments Incorporated

Product Folder Links: SN65HVD1794, SN65HVD1795 SN65HVD1796



SLLS935A - AUGUST 2008 - REVISED AUGUST 2012

SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CONDITION	S	MIN	TYP	MAX	UNIT
DRIVER (H)	VD1794)					·	
t _r , t _f	Driver differential output rise/fall time			0.4	1.7	2.6	μs
t _{PHL} , t _{PLH}	Driver propagation delay	R _I = 54 Ω, C _I = 50 pF, See F	Figure 4		0.8	2	μs
t _{SK(P)}	Driver differential output pulse skew, t _{PHL} – t _{PLH}	112 - 34 22, 62 - 30 pr, 366 r	igure 4		20	250	ns
t _{PHZ} , t _{PLZ}	Driver disable time	See Figure 5 and Figure 6			0.1	5	μs
t _{PZH} , t _{PZL}	Driver enable time				0.2	3	μs
DRIVER (H)	/D1795)	1					
t _r , t _f	Driver differential output rise/fall time			50		300	ns
t _{PHL} , t _{PLH}	Driver propagation delay	$R_{1} = 54.0$ C ₂ = 50 pE See 5	Figure 4			200	ns
t _{SK(P)}	Driver differential output pulse skew, t _{PHL} – t _{PLH}		$R_{L} = 54 \Omega, C_{L} = 50 \text{ pF}, \text{ See Figure 4}$			25	ns
t _{PHZ} , t _{PLZ}	Driver disable time	See Figure 5 and Figure 6	See Figure 5 and Figure 6			3	μs
t _{PZH} , t _{PZL}	Driver enable time					500	ns
DRIVER (H)	/D1796)						
t _r , t _f	Driver differential output rise/fall time			3		30	ns
t _{PHL} , t _{PLH}	Driver propagation delay	R ₁ = 54 Ω, C ₁ = 50 pF, See F	Figure 4			50	ns
t _{SK(P)}	Driver differential output pulse skew, t _{PHL} – t _{PLH}		iguic 4			10	ns
t _{PHZ} , t _{PLZ}	Driver disable time	See Figure 5 and Figure 6				3	μs
t _{PZH} , t _{PZL}	Driver enable time					500	ns
RECEIVER	(ALL DEVICES UNLESS OTHERWISE NOT	ED)					
t _r , t _f	Receiver output rise/fall time				4	15	ns
	Descionario estre delectio		94, 95		100	200	
t _{PHL} , t _{PLH}	Receiver propagation delay time	$C_L = 15 \text{ pF}$, See Figure 7	96			70	ns
	Receiver output pulse skew,		94, 95		6	20	
t _{SK(P)}	t _{PHL} - t _{PLH}		96			5	ns

SLLS935A - AUGUST 2008 - REVISED AUGUST 2012



www.ti.com


THERMAL INFORMATION

	PARAMETER		TEST CONDITIONS	VALUE	UNIT
			JEDEC high-K model	138	
	lunction to ambient thermal registeres (no sinflaw)	SOIC-8	JEDIC low-K model	242	°C/W
R _{eja} Ji	lunction-to-ambient thermal resistance (no airflow)	DIP-8	JEDEC high-K model	59	°C/W
		DIP-6	JEDIC low-K model	128	
	lunction to board thermal registered	SOIC-8		62	°C/W
R _{ejb} Ji	lunction-to-board thermal resistance	DIP-8		39	°C/W
	Junction-to-case thermal resistance	SOIC-8		61	°C/W
R _{eJC} J		DIP-8		61	
		94	$ \begin{array}{l} V_{CC} = 5.5 \; V, \; T_{J} = 150^\circ C, \; R_{L} = 300 \; \Omega, \\ C_{L} = 50 \; pF \; (driver), \; C_{L} = 15 \; pF \; (receiver) \\ \text{5-V supply, unterminated}^{(1)} \end{array} $	290	
		94	$V_{CC} = 5.5 \text{ V}, \text{ T}_{\text{J}} = 150^{\circ}\text{C}, \text{ R}_{\text{L}} = 100 \Omega,$		
Pn P	Power dissipation	95	$C_L = 50 \text{ pF}$ (driver), $C_L = 15 \text{ pF}$ (receiver) 5-V supply, RS-422 load ⁽¹⁾	320	mW
		96			
		94	$V_{CC} = 5.5 \text{ V}, \text{ T}_{J} = 150^{\circ}\text{C}, \text{ R}_{L} = 54 \Omega,$	400	
		95	$C_{L} = 50 \text{ pF} (\text{driver}), C_{L} = 15 \text{ pF} (\text{receiver})$ 5-V supply, RS-485 load ⁽¹⁾		
		96			
T _{SD} T	hermal-shutdown junction temperature			170	°C

(1) Driver enabled, 50% duty cycle square-wave signal at signaling rate: 115 kbps for HVD1794, 1 Mbps for HVD1795, 10 Mbps for HVD1796

PARAMETER MEASUREMENT INFORMATION

Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 nsec, output impedance 50 Ω.








Figure 3. Measurement of Driver Differential and Common-Mode Output With RS-485 Load

6



SLLS935A - AUGUST 2008 - REVISED AUGUST 2012

PARAMETER MEASUREMENT INFORMATION (continued)






Figure 4. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays



NOTE: D at 3 V to test non-inverting output, D at 0 V to test inverting output.

Figure 5. Measurement of Driver Enable and Disable Times With Active High Output and Pulldown Load



NOTE: D at 0 V to test non-inverting output, D at 3 V to test inverting output.


Figure 6. Measurement of Driver Enable and Disable Times With Active-Low Output and Pullup Load

TEXAS INSTRUMENTS


www.ti.com

SLLS935A - AUGUST 2008 - REVISED AUGUST 2012

PARAMETER MEASUREMENT INFORMATION (continued)







TYPICAL CHARACTERISTICS

8


Copyright © 2008–2012, Texas Instruments Incorporated

www.ti.com

XAS

STRUMENTS





TEXAS INSTRUMENTS


www.ti.com

SLLS935A - AUGUST 2008 - REVISED AUGUST 2012

ADDITIONAL OPTIONS

The SN65HVD17xx family also has options for J1708 applications, for always-enabled full-duplex versions (industry-standard SN65LBC179 footprint) and for inverting-polarity versions, which allow users to correct a reversal of the bus wires without re-wiring. Contact your local Texas Instruments representative for information on these options.

PART NUMBER	SN65HVD17xx				
FOOTPRINT/FUNCTION	SLOW	MEDIUM	FAST		
Half-duplex (176 pinout)	85	86	87		
Full-duplex no enables (179 pinout)	88	89	90		
Full-duplex with enables (180 pinout)	91	92	93		
Half-duplex with cable invert	94	95	96		
Full-duplex with cable invert and enables	97	98	99		
J1708	08	09	10		






Figure 12. SN65HVD1708E Transceiver for J1708 Applications



Figure 13. SN65HVD17xx Always-Enabled Driver Receiver



SLLS935A - AUGUST 2008 - REVISED AUGUST 2012

APPLICATION INFORMATION

Hot-Plugging

These devices are designed to operate in "hot swap" or "hot pluggable" applications. Key features for hotpluggable applications are power-up, power-down glitch free operation, default disabled input/output pins, and receiver failsafe. As shown in Figure 8, an internal Power-On Reset circuit keeps the driver outputs in a highimpedance state until the supply voltage has reached a level at which the device will reliably operate. This ensures that no spurious transitions (glitches) will occur on the bus pin outputs as the power supply turns on or turns off.

As shown in the device **FUNCTION TABLE**, the *ENABLE* inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin until the associated controller actively drives the enable pins.

Likewise, the receiver output is "failsafe" to open-circuit, short-circuit, or idle (terminated only) bus conditions. This eliminates false transitions on the receiver output until a valid RS-485 signal is applied to the receiver input pins.

Cable Invert

For many RS-485 applications, wiring of data cables takes place during equipment installation, and the possibility of miss-wiring is a significant issue. When the twisted-pair wires are reversed due to installation mistakes, normal RS-485 communication is not possible. The Cable Invert (INV) pin allows designers to compensate for this installation mistake. Under normal circumstances, the INV pin can be set to logic LOW, and the transceiver operates with normal polarity. If, after initial network start-up, a node cannot communicate properly, the local controller can set the INV pin high, which will invert the polarity of the A and B differential bus pins. This will compensate for a reversal of the bus wires, allowing proper communication.

Receiver Failsafe

The differential receiver is "failsafe" to invalid bus states caused by open bus conditions such as a disconnected connector, shorted bus conditions such as cable damage shorting the twisted-pair together or idle bus conditions that occur when no driver is actively driving a valid RS-485 bus state on the network. In any of these cases, the differential receiver outputs a failsafe state, so that small noise signals do not cause spurious transitions at the receiver output. When INV is logic Low or Open (normal operation), the receiver output will be failsafe High. When INV is logic High to correct for a twisted-pair reversal, the receiver output will be failsafe Low under those fault conditions.

5

SLLS935A - AUGUST 2008 - REVISED AUGUST 2012

SN65HVD1794,	SN65HVD1795
SN65HVD1796	

Cł	nanges from Original (August 2008) to Revision A	Pag
•	Added Voltage range across A and B pins (differential) in Absolute Maximum Ratings table	

www.ti.com

PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD1794DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD1794DR	SOIC	D	8	2500	367.0	367.0	35.0

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications	
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial
Interface	interface.ti.com	Medical	www.ti.com/medical
Logic	logic.ti.com	Security	www.ti.com/security
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video
RFID	www.ti-rfid.com		
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com
Wireless Connectivity	www.ti.com/wirelessconne	ectivity	

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated