

www.ti.com

SN65HVD1785, SN65HVD1786 SN65HVD1787, SN65HVD1791 SN65HVD1792, SN65HVD1793

SLLS872H-JANUARY 2008-REVISED FEBRUARY 2010

Fault-Protected RS-485 Transceivers With Extended Common-Mode Range

Check for Samples: SN65HVD1785, SN65HVD1786, SN65HVD1787, SN65HVD1791, SN65HVD1792, SN65HVD1793

FEATURES

- Bus-Pin Fault Protection to:
 - > ±70 V ('HVD1785, 86,91,92)
 - > ±30 V ('HVD1787, 93)
- Common-Mode Voltage Range (–20 V to 25 V) More Than Doubles TIA/EIA 485 Requirement
- Bus I/O Protection
 - ±16 kV JEDEC HBM Protection
- Reduced Unit Load for Up to 256 Nodes

- Failsafe Receiver for Open-Circuit, Short-Circuit and Idle-Bus Conditions
- Low Power Consumption
 - Low Standby Supply Current, 1 μA Typ
 - I_{CC} 5 mA Quiescent During Operation
- Power-Up, Power-Down Glitch-Free Operation

APPLICATIONS


• Designed for RS-485 and RS-422 Networks

DESCRIPTION

These devices are designed to survive overvoltage faults such as direct shorts to power supplies, mis-wiring faults, connector failures, cable crushes, and tool mis-applications. They are also robust to ESD events, with high levels of protection to human-body model specifications.

These devices combine a differential driver and a differential receiver, which operate from a single power supply. In the 'HVD1785, 'HVD1786, and 'HVD1787, the driver differential outputs and the receiver differential inputs are connected internally to form a bus port suitable for half-duplex (two-wire bus) communication. In the 'HVD1793, the driver differential outputs and the receiver differential inputs are separate pins, to form a bus port suitable for full-duplex (four-wire bus) communication. These ports feature a wide common-mode voltage range, making the devices suitable for multipoint applications over long cable runs. These devices are characterized from -40° C to 105° C.

For similar features with 3.3 V supply operation, see the SN65HVD1781 (SLLS877).



PRODUCT SELECTION GUIDE

PART NUMBER	DUPLEX	SIGNALING RATE	NODES	CABLE LENGTH
SN65HVD1785	Half	115 kbps	Up to 256	1500 m
SN65HVD1786	Half	1 Mbps	Up to 256	150 m
SN65HVD1787	Half	10 Mbps	Up to 64	50 m
SN65HVD1791	Full	115 kbps	Up to 256	1500 m
SN65HVD1792	Full	1 Mbps	Up to 256	150 m
SN65HVD1793	Full	10 Mbps	Up to 64	50 m



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

SN65HVD1785, SN65HVD1786 SN65HVD1787, SN65HVD1791 SN65HVD1792, SN65HVD1793 SLLS872H – JANUARY 2008 – REVISED FEBRUARY 2010



www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

DEVICE INFORMATION


DRIVER FUNCTION TABLE


Input	Enable	Outputs		
D	DE	Α	В	
Н	н	н	L	Actively drive bus high
L	н	L	Н	Actively drive bus low
Х	L	Z	Z	Driver disabled
Х	OPEN	Z	Z	Driver disabled by default
OPEN	Н	Н	L	Actively drive bus high by default


RECEIVER FUNCTION TABLE


Differential Input	Enable	Output	
$V_{ID} = V_A - V_B$	RE	R	
$V_{IT+} < V_{ID}$	L	н	Receive valid bus high
$V_{IT-} < V_{ID} < V_{IT+}$	L	?	Indeterminate bus state
$V_{ID} < V_{IT-}$	L	L	Receive valid bus low
Х	н	Z	Receiver disabled
Х	OPEN	Z	Receiver disabled by default
Open-circuit bus	L	н	Fail-safe high output
Short-circuit bus	L	н	Fail-safe high output
Idle (terminated) bus	L	Н	Fail-safe high output


SN65HVD1785, 1786, 1787 D or P Package (Top View)












NC - No internal connection Pins 6 and 7 are connected together internally.

Pins 13 and 14 are connected together internally.

Logic Diagram (Positive Logic)



2

Copyright © 2008–2010, Texas Instruments Incorporated



SLLS872H-JANUARY 2008-REVISED FEBRUARY 2010

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

				VALUE	UNIT
V _{CC}	Supply voltage			–0.5 to 7	V
		'HVD1785, 86, 91, 92, 93	A, B pins	-70 to 70	V
	Voltage range at bus pins	'HVD1787	A, B pins	-70 to 30	V
		'HVD1793	Y, Z pins	-70 to 30	V
	Input voltage range at any logic pin			-0.3 to V _{CC} + 0.3	V
	Transient overvoltage pulse through 1	00 Ω per TIA-485		-100 to 100	V
	Receiver output current			-24 to 24	mA
TJ	Junction temperature			170	°C
	Continuous total power dissipation			See Dissipation Rating Table	
	IEC 60749-26 ESD (human-body mod	lel), bus terminals and GND		±16	kV
	JEDEC Standard 22, Test Method A1	±16	kV		
	JEDEC Standard 22, Test Method A1	±4	kV		
	JEDEC Standard 22, Test Method C1	<u>+2</u>	kV		
	JEDEC Standard 22, Test Method A1	15 (machine model), all pins		±400	V

(1) Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

PACKAGE DISSIPATION RATINGS

PACKAGE	JEDEC THERMAL MODEL	T _A < 25°C RATING	DERATING FACTOR ABOVE $T_A = 25^{\circ}C$	T _A = 85°C RATING	T _A = 105°C RATING
	High-K	905 mW	7.25 mW/°C	470 mW	325 mW
SOIC (D) 8-pin	Low-K	516 mW	4.1 mW/°C	268 mW	186 mW
	High-K	1315 mW	10.5 mW/°C	684 mW	474 mW
SOIC (D) 14-pin	Low-K	744 mW	6 mW/°C	387 mW	268 mW
PDIP (P) 8-pin	High-K	2119 mW	16.9 mW/°C	1100 mW	763 mW
	Low-K	976 mW	7.8 mW/°C	508 mW	352 mW

RECOMMENDED OPERATING CONDITIONS

			MIN	NOM	MAX	UNIT
V _{CC}	Supply voltage	4.5	5	5.5	V	
VI	Input voltage at any bus terminal (separately	/ or common mode) ⁽¹⁾	-20		25	V
V _{IH}	High-level input voltage (driver, driver enable	e, and receiver enable inputs)	2		V _{CC}	V
VIL	Low-level input voltage (driver, driver enable	e, and receiver enable inputs)	0		0.8	V
V _{ID}	Differential input voltage		-25		25	V
	Output current, driver		-60		60	mA
I _O	Output current, receiver				8	mA
RL	Differential load resistance			60		Ω
CL	Differential load capacitance			50		pF
		HVD1785, HVD1791			115	kbps
1/t _{UI}	Signaling rate	HVD1786, HVD1792			1	N dia a
		HVD1787, HVD1793			10	Mbps
T _A	Operating free-air temperature (see application section for thermal information)		-40		105	°C
TJ	Junction temperature		-40		150	°C

(1) By convention, the least positive (most negative) limit is designated as minimum in this data sheet.

Copyright © 2008–2010, Texas Instruments Incorporated

Submit Documentation Feedback

3

SN65HVD1785, SN65HVD1786 SN65HVD1787, SN65HVD1791 SN65HVD1792, SN65HVD1793

SLLS872H – JANUARY 2008 – REVISED FEBRUARY 2010

ELECTRICAL CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

	PARAMETER	TEST CO	NDITIONS	5	MIN	TYP	MAX	UNIT
V _{OD} Driver differential output voltage magnitude		$\begin{array}{ll} \text{RS-485 with} & \text{T}_{\text{A}} \leq 85^{\circ}\text{C} \\ \text{common-mode load,} \\ \text{V}_{\text{CC}} > 4.75 \text{ V}, \text{see} \\ \text{Figure 1} & \text{T}_{\text{A}} \leq 105^{\circ}\text{C} \end{array}$		1.5 1.4			V	
		R _L = 54 Ω, 4.75 V ≤ V	_{CC} ≤ 5.25	V	1.5	2		
		$R_L = 100 \Omega, 4.75 V \le 100$	V _{CC} ≤ 5.2	5 V	2	2.5		
Δ V _{OD}	Change in magnitude of driver differential output voltage	R _L = 54 Ω			-0.2	0	0.2	V
V _{OC(SS)}	Steady-state common-mode output voltage				1	V _{CC} /2	3	V
ΔV _{OC}	Change in differential driver output common-mode voltage				-100	0	100	mV
V _{OC(PP)}	Peak-to-peak driver common-mode output voltage	Center of two 27- Ω loss Figure 2	ad resistor	rs, See		500		mV
C _{OD}	Differential output capacitance					23		pF
V _{IT+}	Positive-going receiver differential input voltage threshold					-100	-10	mV
V _{IT-}	Negative-going receiver differential input voltage threshold	V_{CM} = -20 V to 25 V			-200	-150		mV
V _{HYS}	Receiver differential input voltage threshold hysteresis (V _{IT+} – V _{IT} -)				30	50		mV
V _{он}	Receiver high-level output voltage	I _{OH} = -8 mA		2.4	V _{CC} - 0.3		V	
		I _{OH} = -400 μA			4			
V _{OL}	Receiver low-level output voltage	I _{OL} = 8 mA	T _A ≤ 85°	C		0.2	0.4	V
VOL	receiver low level output voltage		T _A ≤ 105°C			0.2	0.5	v
I	Driver input, driver enable, and receiver enable input current			-100		100	μA	
l _{oz}	Receiver output high-impedance current	$V_0 = 0 V \text{ or } V_{CC}, \overline{RE}$ a	at V _{CC}		-1		1	μA
l _{os}	Driver short-circuit output current			1	-250		250	mA
			85, 86,	V _I = 12 V		75	125	
I,	Bus input current (disabled driver)	V_{CC} = 4.5 to 5.5 V or	91, 92	$V_I = -7 V$	-100	-40		μA
		$V_{CC} = 0 V$, DE at 0 V	87, 93	V _I = 12 V		,	500	
				$V_{I} = -7 V$	-400			
		Driver and receiver enabled $DE = V_{CC}, RE = GND, $ no load			4	6		
		Driver enabled, receiver disabled	$DE = V_{CC},$ RE = V _{CC} , no load			3	5	mA
I _{CC}	Supply current (quiescent)	Driver disabled, receiver enabled	DE = GND, RE = GND, no load			2	4	
		Driver and receiver disabled	DE = GND, D = open $RE = V_{CC},$ no load			0.5	5	μA
	Supply current (dynamic)	See TYPICAL CHARA	CTERIST	ICS section				

Texas

www.ti.com

4



SLLS872H - JANUARY 2008 - REVISED FEBRUARY 2010

www.ti.com

SWITCHING CHARACTERISTICS

over recommended operating conditions (unless otherwise noted)

PARAMETER		TEST CO	TEST CONDITIONS		TYP	MAX	UNIT
DRIVER (HVD	01785 AND HVD1791)	•					
t _r , t _f	Driver differential output rise/fall time			0.4	1.7	2.6	μS
t _{PHL} , t _{PLH}	Driver propagation delay	$R_1 = 54.0$ $C_2 = 50.0$	$R_L = 54 \Omega$, $C_L = 50 pF$, See Figure 3		0.8	2	μS
t _{SK(P)}	Driver differential output pulse skew, $ t_{PHL} - t_{PLH} $				20	250	ns
t _{PHZ} , t _{PLZ}	Driver disable time				0.1	5	μS
+ +	Driver enable time	Receiver enabled	See Figure 4 and Figure 5		0.2	3	
t _{PZH} , t _{PZL}		Receiver disabled	l iguio o		3	12	μS
DRIVER (HVD	01786 AND HVD1792)						
t _r , t _f	Driver differential output rise/fall time			50		300	ns
t _{PHL} , t _{PLH}	Driver propagation delay	$R_{\rm c} = 54.0$ $C_{\rm c} = 50.1$	DE See Figure 3			200	ns
t _{SK(P)}	Driver differential output pulse skew, t _{PHL} – t _{PLH}		$-$ R _L = 54 Ω , C _L = 50 pF, See Figure 3			25	ns
t _{PHZ} , t _{PLZ}	Driver disable time					3	μS
		Receiver enabled	See Figure 4 and Figure 5			300	ns
t _{PZH} , t _{PZL}	Driver enable time	Receiver disabled	. igui e e			10	μS
		Receiver enabled	$V_{CM} > V_{CC}$		500		ns
DRIVER (HVE	01787 AND HVD1793)						
t _r , t _f	Driver differential output rise/fall time			3		30	ns
t _{PHL} , t _{PLH}	Driver propagation delay	$R_{L} = 54 \Omega, C_{L} = 50 p$	F. See Figure 3			50	ns
t _{SK(P)}	Driver differential output pulse skew, t _{PHL} – t _{PLH}	,,	,,			10	ns
t _{PHZ} , t _{PLZ}	Driver disable time					3	μS
		Receiver enabled	See Figure 4 and Figure 5			300	ns
t _{PZH} , t _{PZL}	Driver enable time	Receiver disabled	. igui e e			9	μS
		Receiver enabled	$V_{CM} > V_{CC}$		500		ns
RECEIVER (A	ALL DEVICES UNLESS OTHERWISE NOT	ED)					
t _r , t _f	Receiver output rise/fall time				4	15	ns
+ +			85, 86, 91, 92		100	200	200
t _{PHL} , t _{PLH}	Receiver propagation delay time	C _L = 15 pF, See Figure 6	C _L = 15 pF, See Figure 6 87, 93			70	ns
•	Receiver output pulse skew,		85, 86, 91, 92		6	20	
t _{SK(P)}	t _{PHL} – t _{PLH}		87, 93			5	ns
t _{PLZ} , t _{PHZ}	Receiver disable time	Driver enabled, See	Figure 7		15	100	ns
t _{PZL(1)} , t _{PZH(1)}	Receiver enable time	Driver enabled, See	Driver enabled, See Figure 7		80	300	ns
$t_{PZL(2)}, t_{PZH(2)}$		Driver disabled, See	Driver disabled, See Figure 8			9	μS

Copyright © 2008–2010, Texas Instruments Incorporated

Submit Documentation Feedback 5

SN65HVD1785, SN65HVD1786 SN65HVD1787, SN65HVD1791 SN65HVD1792, SN65HVD1793

SLLS872H-JANUARY 2008-REVISED FEBRUARY 2010



www.ti.com


THERMAL INFORMATION

PARAMETER	TEST CONDITIONS	VALUE	UNIT	
	SOIC-8	JEDEC high-K model	138	
	5010-8	JEDEC low-K model	242	
Rela Junction-to-ambient thermal resistance (no airflow)	DIP-8	JEDEC high-K model	59	°C/W
$R_{\theta JA}$ Junction-to-ambient thermal resistance (no airflow)	DIF-0	JEDEC low-K model	128	C/W
	SOIC-14	JEDEC high-K model	95	
	3010-14	JEDEC low-K model	168	
	SOIC-8		62	
$R_{\theta JB}$ _ Junction-to-board thermal resistance	DIP-8		39	°C/W
	SOIC-14		40	
	SOIC-8		61	
$R_{\theta JC}$ Junction-to-case thermal resistance	DIP-8		61	°C/W
	SOIC-14		44	
	85, 91	$ \begin{array}{l} V_{CC} = 5.5 \ V, \ T_J = 150^\circ C, \ R_L = 300 \ \Omega, \\ C_L = 50 \ pF \ (driver), \ C_L = 15 \ pF \ (receiver) \\ 5-V \ supply, \ unterminated^{(1)} \end{array} $	290	
	85, 91	$V_{CC} = 5.5 \text{ V}, \text{ T}_{J} = 150^{\circ}\text{C}, \text{ R}_{L} = 100 \Omega,$		
P _D Power dissipation	86	$C_L = 50 \text{ pF} (\text{driver}), C_L = 15 \text{ pF} (\text{receiver})$ 5-V supply, RS-422 load ⁽¹⁾	320	mW
	87			
	85, 91	$V_{CC} = 5.5 \text{ V}, \text{ T}_{\text{J}} = 150^{\circ}\text{C}, \text{ R}_{\text{L}} = 54 \Omega,$	400	
	86	$\label{eq:CC} \begin{array}{c} V_{CC} = 5.5 \ V, \ T_J = 150^\circ C, \ R_L = 54 \ \Omega, \\ C_L = 50 \ pF \ (driver), \ C_L = 15 \ pF \ (receiver) \\ 5-V \ supply, \ RS-485 \ load^{(1)} \end{array}$		
	87			
T _{SD} Thermal-shutdown junction temperature			170	°C


(1) Driver and receiver enabled, 50% duty cycle square-wave signal at signaling rate: HVD1785, 1791 at 115 kbps, HVD1786 at 1 Mbps, HVD1787 at 10 Mbps)


PARAMETER MEASUREMENT INFORMATION

Input generator rate is 100 kbps, 50% duty cycle, rise and fall times less than 6 nsec, output impedance 50 Ω.











www.ti.com

PARAMETER MEASUREMENT INFORMATION (continued)






Figure 3. Measurement of Driver Differential Output Rise and Fall Times and Propagation Delays



NOTE: D at 3 V to test non-inverting output, D at 0 V to test inverting output.

Figure 4. Measurement of Driver Enable and Disable Times With Active High Output and Pulldown Load



NOTE: D at 0 V to test non-inverting output, D at 3 V to test inverting output.


Figure 5. Measurement of Driver Enable and Disable Times With Active-Low Output and Pullup Load

7

TEXAS INSTRUMENTS

www.ti.com

PARAMETER MEASUREMENT INFORMATION (continued)



S0306-01

Figure 6. Measurement of Receiver Output Rise and Fall Times and Propagation Delays




Figure 7. Measurement of Receiver Enable/Disable Times With Driver Enabled



SN65HVD1785, SN65HVD1786 SN65HVD1787, SN65HVD1791 SN65HVD1792, SN65HVD1793

9

www.ti.com

SLLS872H-JANUARY 2008-REVISED FEBRUARY 2010







Figure 8. Measurement of Receiver Enable Times With Driver Disabled

SN65HVD1785, SN65HVD1786 SN65HVD1787, SN65HVD1791 SN65HVD1792, SN65HVD1793 SLLS872H-JANUARY 2008-REVISED FEBRUARY 2010



www.ti.com



-0.5

-1.0

-1.5

-2.0

-90

-60

-30

0

V_{IN} – Bus Pin Voltage – V

Figure 11.

30

60

90


G004

10



SLLS872H-JANUARY 2008-REVISED FEBRUARY 2010





SN65HVD1785, SN65HVD1786 SN65HVD1787, SN65HVD1791 SN65HVD1792, SN65HVD1793

SLLS872H-JANUARY 2008-REVISED FEBRUARY 2010



ADDITIONAL OPTIONS

The SN65HVD17xx family also has options for J1708 applications, for always-enabled full-duplex versions (industry-standard SN65LBC179 footprint) and for inverting-polarity versions, which allow users to correct a reversal of the bus wires without re-wiring. Contact your local Texas Instruments representative for information on these options.

PART NUMBER	SN65HVD17xx				
FOOTPRINT/FUNCTION	SLOW	MEDIUM	FAST		
Half-duplex (176 pinout)	85	86	87		
Full-duplex no enables (179 pinout)	88	89	90		
Full-duplex with enables (180 pinout)	91	92	93		
Half-duplex with cable invert	94	95	96		
Full-duplex with cable invert and enables	97	98	99		
J1708	08	09	10		



Figure 13. SN65HVD1708E Transceiver for J1708 Applications



Figure 14. SN65HVD17xx Always-Enabled Driver Receiver



www.ti.com

SN65HVD1785, SN65HVD1786 SN65HVD1787, SN65HVD1791 SN65HVD1792, SN65HVD1793

SLLS872H-JANUARY 2008-REVISED FEBRUARY 2010




Figure 15. SN65HVD17xx Options With Inverting Feature to Correct for Miswired Cables

APPLICATION INFORMATION

Hot-Plugging

These devices are designed to operate in "hot swap" or "hot pluggable" applications. Key features for hot-pluggable applications are power-up, power-down glitch free operation, default disabled input/output pins, and receiver failsafe. As shown in Figure 9, an internal Power-On Reset circuit keeps the driver outputs in a high-impedance state until the supply voltage has reached a level at which the device will reliably operate. This ensures that no spurious transitions (glitches) will occur on the bus pin outputs as the power supply turns on or turns off.

As shown in the device **FUNCTION TABLE**, the *ENABLE* inputs have the feature of default disable on both the driver enable and receiver enable. This ensures that the device will neither drive the bus nor report data on the R pin until the associated controller actively drives the enable pins.

Copyright © 2008–2010, Texas Instruments Incorporated

Submit Documentation Feedback 13

SLLS872H - JANUARY 2008 - REVISED FEBRUARY 2010

TEXAS INSTRUMENTS

www.ti.com

Receiver Failsafe

The differential receiver is "failsafe" to invalid bus states caused by:

- open bus conditions such as a disconnected connector,
- shorted bus conditions such as cable damage shorting the twisted-pair together,
- or idle bus conditions that occur when no driver on the bus is actively driving.

In any of these cases, the differential receiver outputs a failsafe logic High state, so that the output of the receiver is not indeterminate.

In the HVD17xx family of RS-485 devices, receiver failsafe is accomplished by offsetting the receiver thresholds so that the "input indeterminate" range does not include zero volts differential. In order to comply with the RS-422 and RS-485 standards, the receiver output must output a High when the differential input V_{ID} is more positive than 200 mV, and must output a Low when the V_{ID} is more negative than -200 mV. The HVD17xx receiver parameters which determine the failsafe performance are V_{IT+} and V_{IT-} and V_{HYS}. In the *Electrical Characteristics* table, V_{IT} has a typical value of -150 mV and a minimum (most negative) value of -200 mV, so differential signals more negative than -200 mV will always cause a Low receiver output. Similarly, differential signals more positive than 200 mV will always cause a High receiver output, because the typical value of V_{IT+} is -100mV, and V_{IT+} is never more positive than -10 mV under any conditions of temperature, supply voltage, or common-mode offset.

When the differential input signal is close to zero, it will still be above the V_{IT+} threshold, and the receiver output will be High. Only when the differential input is more negative than V_{IT-} will the receiver output transition to a Low state. So, the noise immunity of the receiver inputs during a bus fault condition includes the receiver hysteresis value V_{HYS} (the separation between V_{IT+} and V_{IT-}) as well as the value of V_{IT+} .

For the HVD17xx devices, the typical noise immunity is typically about 150 mV, which is the negative noise level needed to exceed the V_{IT} threshold (V_{IT} TYP = -150 mV). In the worst case, the failsafe noise immunity is never less than 40 mV, which is set by the maximum positive threshold (V_{IT+} MAX = -10mV) plus the minimum hysteresis voltage (V_{HYS} MIN = 30 mV).

70-V Fault-Protection

The SN65HVD17xx family of RS-485 devices is designed to survive bus pin faults up to \pm 70V. The devices designed for fast signaling rate (10 Mbps) will not survive a bus pin fault with a direct short to voltages above 30V when:

- 1. the device is powered on AND
- 2a. the driver is enabled (DE=HIGH) AND D=HIGH AND the bus fault is applied to the A pin OR
- 2b. the driver is enabled (DE=HIGH) AND D=LOW AND the bus fault is applied to the B pin

Under other conditions, the device will survive shorts to bus pin faults up to 70V. Table 1 summarizes the conditions under which the device may be damaged, and the conditions under which the device will not be damaged.

POWER	DE	D	Α	В	RESULTS
OFF	Х	Х	$-70V < V_A < 70V$	-70V < V _B < 70V	Device survives
ON	LO	Х	$-70V < V_A < 70V$	$-70V < V_{B} < 70V$	Device survives
ON	HI	L	-70V < V _A < 70V	$-70V < V_{B} < 30V$	Device survives
ON	HI	L	-70V < V _A < 70V	30V < V _B	Damage may occur
ON	HI	Н	-70V < V _A < 30V	-70V < V _B < 30V	Device survives
ON	HI	Н	30V < V _A	-70V < V _B < 30V	Damage may occur

Page Changed Features Bullet From: Low Standby Supply Current, 2 µA Max To: Low Standby Supply Current, 1 µA Typ 1

•	Changed the Product Selection Guide Signaling Rate for SN65HVD1787 From 20 Mbps To: 10 Mbps	1
•	Changed the Product Selection Guide Signaling Rate for SN65HVD1793 From 20 Mbps To: 10 Mbps	1
•	Deleted The Competitive Comparison table.	2
•	Added $ V_{OD} $ RS-485 with common-mode load $T_A \le 85^{\circ}$ C and $T_A \le 105^{\circ}$ C	4
•	Changed ΔV_{OC} From min = -0.2 mV and max 0.2 mV To: min = -100 mV and max 100 mV	4
•	Changed HVD1785/1791 Driver differential output rise/fall time max value From 2.5 µs To: 2.6 µs.	5
•	Changed HVD1787/1793 Driver differential output rise/fall time max value From 1.5 ns To: 30 ns	5
•	Changed Receiver propagation delay max value From 50 ns To: 70 ns.	5
•	Changed t _{PLZ} , t _{PHZ} Receiver disable time From 3000 ns To 100 ns	5
•	Deleted graph DIFFERENTIAL OUTPUT VOLTAGE vs DIFFERENTIAL LOAD CURRENT.	10

Added text: For similar features with 3.3 V supply operation... 1

and the Desident Oplanting Opide Openation Date for ONOELIV/D4707 Error OO Mines Tay 40 Mines

Changes from Revision A (March 2008) to Revision B

Changes from Original (January 2008) to Revision A

٠	Added $T_A \le 85^{\circ}$ C and $T_A \le 105^{\circ}$ C conditions and values to the Receiver low-level output voltage.	4

 Changed the max value for Supply Current (quiescent) Driver and receiver disabled, From 1 μA To 5 μA. 	4
---	---

Changes from Revision B (March 2008) to Revision C

٠	Changed Rec Op Table	e. Signaling rate, HVD1787	7, HVD1793 From: 20 Mbps max to 1	0 Mbps max 3

Changes from Revision C (March 2008) to Revision D

•	Added Features Bullet: Power-Up, Power-Down Glitch-Free Operation	. 1
•	Changed (Preview) to part number SN65HVD1791 in the Product Selection Guide	. 1
•	Changed Receiver disabled by default - Enable from X to OPEN. Output from OPEN to Z	. 2
•	Changed SN65HVD1791, 1792, 1793 pin out. Pin 11 from A to B, Pin 12 from B to A.	. 2
•	Added section - APPLICATION INFORMATION	13

Changes from Revision D (June 2008) to Revision E

•	Changed - Removed Product Preview label	1
•	Changed SN65HVD1792 Removed Product Preview label	1
•	Changed SN65HVD1793 Removed Product Preview label	1

Changes from Revision E (July 2008) to Revision F

•	Added to Title: With Extended Common-Mode Range	1
•	Added Receiver enabled $V_{CM} > V_{CC}$ condition and values to the Driver enabled time	5
•	Added Figure 12	11

Product Folder Link(s): SN65HVD1785, SN65HVD1786 SN65HVD1787, SN65HVD1791 SN65HVD1792, SN65HVD1793

REVISION HISTORY

SLLS872H – JANUARY 2008 – REVISED FEBRUARY 2010



www.ti.com

Page

Page

Page

Page

Page

SN65HVD1785, SN65HVD1786 SN65HVD1787, SN65HVD1791 SN65HVD1792, SN65HVD1793

16

SLLS872H – JANUARY 2008 – REVISED FEBRUARY 2010



•	Added Notes for pin connections.	. 2
•	Added $I_{OH} = -400 \ \mu$ A conditions and values to the Receiver high-level output voltage	. 4
•	Added Receiver enabled V _{CM} > V _{CC}	. 5
•	Added Receiver Failsafe information.	13
•	Changed the Receiver Failsafe section	14

Changes from Revision G (April 2009) to Revision H

	Changed first Eastures Bullet From Bus Din Foult Protection to a 70 V Tay Bus Din Foult Protection to a 70 V	
	Changed first Features Bullet From: Bus-Pin Fault Protection to > ±70 V To: Bus-Pin Fault Protection to: > ±70 V ('HVD1785, 86,91,92), > ±30 V ('HVD1787, 93)	. 1
	Changed Voltage range at A and B inputs in the ABS MAX RATINGS table, adding seperate conditions for the different devices	. 3
	Changed From: Voltage input range, transient pulse, A and B, through 100 Ω To: Transient overvoltage pulse hrough 100 Ω per TIA-485	. 3
• (Changed Figure 14 From: PW Package (Top View) To: D Package (Top View)	12
• /	Added the 70-V Fault-Protection section	14



www.ti.com

Page

Page

www.ti.com

18-Feb-2010

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	e Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN65HVD1785D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1785DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1785DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1785DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1785P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
SN65HVD1786D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1786DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1786DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1786DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1786P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
SN65HVD1787D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1787DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1787DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1787DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1787P	ACTIVE	PDIP	Р	8	50	Green (RoHS & no Sb/Br)	CU NIPDAU	N / A for Pkg Type
SN65HVD1791D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1791DG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1791DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1791DRG4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1792D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1792DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1793D	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN65HVD1793DR	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:
 ACTIVE: Product device recommended for new designs.
 LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.





www.ti.com

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


PACKAGE MATERIALS INFORMATION

www.ti.com

TAPE AND REEL INFORMATION


REEL DIMENSIONS

TEXAS INSTRUMENTS





TAPE DIMENSIONS



A0	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

TAPE AND REEL INFORMATION

*All dimensions are nominal

Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
SN65HVD1785DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1786DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1787DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
SN65HVD1791DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD1792DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
SN65HVD1793DR	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

14-Jul-2012



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN65HVD1785DR	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD1786DR	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD1787DR	SOIC	D	8	2500	367.0	367.0	35.0
SN65HVD1791DR	SOIC	D	14	2500	367.0	367.0	38.0
SN65HVD1792DR	SOIC	D	14	2500	367.0	367.0	38.0
SN65HVD1793DR	SOIC	D	14	2500	367.0	367.0	38.0

P(R-PDIP-T8)

PLASTIC DUAL-IN-LINE PACKAGE



- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001 variation BA.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



D (R-PDSO-G8)

PLASTIC SMALL OUTLINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.





NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
 E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components which meet ISO/TS16949 requirements, mainly for automotive use. Components which have not been so designated are neither designed nor intended for automotive use; and TI will not be responsible for any failure of such components to meet such requirements.

Products		Applications			
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive		
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications		
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers		
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps		
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy		
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial		
Interface	interface.ti.com	Medical	www.ti.com/medical		
Logic	logic.ti.com	Security	www.ti.com/security		
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense		
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video		
RFID	www.ti-rfid.com				
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com		
Wireless Connectivity	www.ti.com/wirelessconnectivity				

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2012, Texas Instruments Incorporated