SDLS196 - DECEMBER 1983 - REVISED MARCH 1988

- Heavy Duty Outputs IOL Rated at 8mA/16 mA
- Counter One of Either 'LS68 or 'LS69 Has Individual Clicks for the A Flip-Flop
- Direct Clear for Each 4-Bit Counter
- Guaranteed Maximum Count Frequency is 50 MHz for 'LS69 and 40 MHz for 'LS68


description

Each of the 'LS68 and 'LS69 circuits contain two fourbit counters. The 'LS68 is a dual decade counter, while the 'LS69 is a dual binary counter. Counter number one of both the 'LS68 and 'LS69 has two clock pins. Clock 1 is for the A flip-flop, while clock 2 is for the B, C, D flipflops. Counter one of the 'LS68 can perform bi-quinary counting. All 1Q_A outputs are rated with sufficient I_{OL} to drive clock 2 while maintaining a full fan-out.

All clocks trigger on the high-to-low transition of the clock pulse. All counters have direct overriding clear pins which, when low, reset Q_A , Q_B , Q_C , and Q_D low regardless of the state of the clock.

The SN54LS68 and SN54LS69 circuits are characterized for operation over the full military temperature range of -55° C to 125° C. The SN74LS68 and SN74LS69 circuits are characterized for operation from 0°C to 70°C

logic symbols[†]




5N54LS68, SN54LS69 . . . J PACKAGE SN74LS68, SN74LS69 . . . D OR N PACKAGE

(TOP VIEW)


1CLKA	1	U_{16}	□vcc
10 _B [2	15	1CLKB
10 ₀ [3	14	10 _A
1CLR	4	13	
20c	5	12	20D
NC	6	11	2CLR
20A	7	10	20 _B
	8	9	2CLK

SN54LS68, SN54LS69 ... FK PACKAGE

(TOP VIEW)



NC - No internal connection



 † These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



SDLS196 - DECEMBER 1983 - REVISED MARCH 1988

count sequence tables

LS68 DECADE COUNTER	
BCD COUNT SEQUENCE	
(See Note 1)	
Applies to Counters 1 & 2	

COUNT				
COUNT	QD	ac	QB	QA
0	L	L	L	L
1	L	L	L	н
2	L	L	н	L
3	L	L	н	н
4	L .	н	t,	L
5	L	н	L	н
6	L	Н	н	L
7	L	н	н	н
8	н	L	L	L
9	н	L	L	н

'LS68 DECADE COUNTER BI-QUINARY SEQUENCE (See Note 2)

Applies to Counter 1 only

COUNT		OUT	PUT	
COONT	QA	٥D	QC	QB
0	L	Ļ	L	L
1	L	L	L	н
2	L	L	н	L
3	L	L	н	н
4	L	н	L	L
5	н	L	L	L
6	н	L	L	н
7	H.	L	н	L
8	н	L	н	н
9 -	н	н	L	L

'LS69 BINARY COUNTER BCD COUNT SEQUENCE (See Note 3)


Applies to Counters 1 & 2

COUNT		OUT	PUT	
	۵D	ac	QB	QA
0	L	L	L	L
1	L	L	L	н
2	L	L	н	L
3	L	L	н	н
4	L	н	L	L
5	L	н	L	н
6	L	н	н	L
7	L	н	н	н
8	н	L	L	L.
9	н	L	L	н
10	н	L	н	L
11	н	L.	н	н
12	н	н	L	L
13	н	н	L	н
14	н	н	н	L
15	н	н	н	н

NOTES: 1. Output $1Q_A$ is connected to 1CLK2 for BCD count. 2. Output $1Q_A$ is connected to 1CLK1 for bi-quinary count.

3. Output $1Q_A$ is connected to 1CLK2 for binary count.


schematics of inputs and outputs





SDLS196 - DECEMBER 1983 - REVISED MARCH 1988

logic diagrams (positive logic)



Pin numbers shown are for D, J, and N packages.



SDLS196 – DECEMBER 1983 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless other	rwise noted)
Supply voltage, V _{CC} (see Note 4)	
Input voltage: Clear inputs	7 V
Clock inputs	5.5 V
Operating free-air temperature range: SN54LS'	– 55° C to 125° C
SN74LS'	0° C to 70° C
Storage temperature range	– 65° C to 150° C

NOTE 4: Voltage values are with respect to network ground terminal.

recommended operating conditions

					SN54LS	•	SN74LS'			
				MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage			4.5	5	5.5	4.75	5	5.25	V
VIH	1H High-level input voltage						2			V
VIL Low-level input voltage						0.7			0.8	V
ЮН						- 1			- 1	mA
IOL						8			16	mA
		1CLK1		0		50	0		50	
f _{max} Clock frequency	Clock frequency	1CLK2	'LS68	0		20	0		20	MHz
			'LS69	0		25	0		25	
		2CLK	'LS68	0		40	0		40	
		ZULK	'LS69	0		50	0		50	
		1CLK1		10			10			
		1CLK2	'LS68	25			25			
	Pulse width		'LS69	20			20			ns
tw	Fulse width		'LS68	13			13			113
		2CLK	'LS69	10			10			
		CLEAR		15			15			
t _{su}	Clear inactive-state set-up time	· · · · · · · · · · · · · · · · · · ·		25			25			ns
TA	Operating free-air temperature	·····		- 55		125	0		70	°C



SDLS196 - DECEMBER 1983 - REVISED MARCH 1988

PARAMETER		TEST CONDITIONS [†]		SN54LS'		SN74LS'						
			TEST CONDITIONS.			TYP#	MAX	MIN	TYP [‡]	MAX	UNIT	
VIK		$V_{CC} = MIN,$	l ₁ = − 18 mA		1		- 1.5			- 1.5	V	
VOH		V _{CC} = MIN, V _{IL} = MAX	V _{IH} = 2 V,	¹ OH = -1 mA	2.5	3.4		2.7	3.4		v	
VOL		$V_{CC} = MIN,$	V _{IH} = 2 V,	IOL = 8 mA		0.25	0.4		0.25	0.4		
L'OL		VIL = MAX		I _{OL} = 16 mA	1			İ	0.35	0.5	V V	
 ار	CLK	$V_{CC} = MAX,$	V ₁ = 5.5 V	· ·			0.1			0.1		
'I	CLR	$V_{CC} = MAX,$	V ₁ = 7 V	· ·			0.1			0.1	mA	
1	CLK						40			40		
ĮιΗ	CLR	$-V_{CC} = MAX,$	V ₁ = 2.7 V				20			20	μA	
	1CLK1, 2CLK				-		- 2			- 2		
μL	1CLK2	V _{CC} = MAX,	V1 = 0.4 V				- 1.2			- 1.2	mA	
	CLR		•				- 0.2			- 0.2	1	
los§		V _{CC} = MAX,	V ₀ = 0 V	· · · · · · · · · · · · · · · · · · ·	- 20		- 100	- 20		- 100	mA	
Icc		V _{CC} = MAX,	see Note 5		1	36	54		36	54	mA	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$. § Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 5: ICC is measured with all inputs grounded and all outputs open.

switching characteristics, $V_{CC} = 5 V$, $T_A = 25^{\circ}C$ (see note 6)

PARAMETER	FROM	то	TO TEST CONDITIONS 'LS68			'LS69				
	(INPUT)	(OUTPUT)		MIN TYP MAX MIN TYP N	MAX	UNIT				
fmax	1CLK1	10 _A		50	70		50	70		MHz
f _{max}		10 _B , 10 _C , 10 _D		20	30		25	35		MHz
		20 _A , 20 _B								ļ
fmax		20 _A , 20 _B 20 _C , 20 _D		40	60		50	70		MHz
^t PLH	1CLK1	10 _A			7	11		7	11	
^t PHL		IGA			14	21	<u> </u>	14	21	ns
^t PLH		1Q _B			8	12		7	11	
^t PHL		1 CB		·	12	18		14	21	1
^t PLH	1CLK2	10 -			15	23		16	24	
^t PHL		10 _C			21	32		21	32	ns
^t PLH		10 _D	$R_L = 1 k\Omega$, $C_L = 30 pF$		8	12		25	38	1
^t PHL		140			13	20		30	45	1
^t PLH		20 _A			7	11		7	11	
^t PHL		20 A			14	21		14	21	1
^t PLH]	20 _B			16	24		14	21	
^t PHL	2CLK	2018			19	29		19	29	
^t PLH	1	20			23	35		23	35	ns
^t PHL		20 _C			27	40		27	40	
^t PLH		20 _D			16	24		32	48	
^t PHL		200			19	29		36	54	
tPHL	Any CLR	Any Q			20	30		20	30	ns

NOTE 6: Load circuits and voltage waveforms are shown in Section 1.



IMPORTANT NOTICE

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1999, Texas Instruments Incorporated