SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

- Military Operating Temperature Range – 55°C to 125°C; QML Processing
- High-Performance Floating-Point Digital Signal Processor (DSP) SMQ320C32-50 (5 V)
 - 40-ns Instruction Cycle Time
 - 275 MOPS
 - 50 MFLOPS
 - 25 MIPS
 - SMQ320C32-60 (5 V)
 - 33-ns Instruction Cycle Time
 - 330 MOPS
 - 60 MFLOPS
 - 30 MIPS
- 32-Bit High-Performance CPU
- 16-/32-Bit Integer and 32-/40-Bit Floating-Point Operations
- 32-Bit Instruction Word, 24-Bit Addresses
- Two 256 × 32-Bit Single-Cycle, Dual-Access On-Chip RAM Blocks
- Flexible Boot-Program Loader
- On-Chip Memory-Mapped Peripherals:
 - One Serial Port
 - Two 32-Bit Timers
 - Two-Channel Direct Memory Access (DMA) Coprocessor With Configurable Priorities
- Enhanced External Memory Interface That Supports 8-/16-/32-Bit-Wide External RAM for Data Access and Program Execution From 16-/32-Bit-Wide External RAM
- SMJ320C30 and SMJ320C31 Object Code Compatible
- Fabricated Using Enhanced Performance Implanted CMOS (EPIC[™]) Technology by Texas Instruments

144-Pin Plastic Quad Flatpack (PCM Suffix) 5 V

- Eight Extended-Precision Registers
- Two Address Generators With Eight Auxiliary Registers and Two Auxiliary Register Arithmetic Units (ARAUs)
- Two Low-Power Modes

- Two- and Three-Operand Instructions
- Parallel Arithmetic Logic Unit (ALU) and Multiplier Execution in a Single Cycle
- Block-Repeat Capability
- Zero-Overhead Loops With Single-Cycle Branches
- Conditional Calls and Returns
- Interlocked Instructions for Multiprocessing Support
- One External Pin, PRGW, That Configures the External-Program-Memory Width to 16 or 32 Bits
- Two Sets of Memory Strobes (STRB0 and STRB1) and One I/O Strobe (IOSTRB) Allow Zero-Glue Logic Interface to Two Banks of Memory and One Bank of External Peripherals
- Separate Bus-Control Registers for Each Strobe-Control Wait-State Generation, External Memory Width, and Data Type Size
- STRB0 and STRB1 Memory Strobes Handle 8-, 16-, or 32-Bit External Data Accesses (Reads and Writes)
- Multiprocessor Support Through the HOLD and HOLDA Signals Is Valid for All Strobes

description

The SMQ320C32 is a member of the '320C3x generation of digital signal processors from Texas Instruments. The SMQ320C32 is an enhanced 32-bit floating-point processor manufactured in 0.7-µm triple-level-metal CMOS technology. The enhancements to the '320C3x architecture include a variable-width external-memory interface, faster instruction cycle time, power-down modes, two-channel DMA coprocessor with configurable priorities, flexible bootloader, relocatable interrupt-vector table, and edge- or level-triggered interrupts.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

EPIC is a trademark of Texas Instruments Incorporated.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright i 2001, Texas Instruments Incorporated On products compliant to MIL-PRF-3853s, all parameters are tested unless otherwise noted. On all other products, production processing does not necessarily include testing of all parameters.

SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

description (continued)

The internal busing and special digital signal processing instruction set of the SMQ320C32 have the speed and flexibility to execute up to 50 million floating-point operations per second (MFLOPS). The SMQ320C32 optimizes speed by implementing functions in hardware that other processors implement through software or microcode. This hardware-intensive approach provides performance previously unavailable on a single chip.

For additional information when designing for cold temperature operation, please see Texas Instruments application report 320C3x, 320C4x and 320MCM42x Power-up Sensitivity at Cold Temperature, literature number SGUA001.



[†] NC=No internal connection



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

Pin Assignments											
	PIN	-	PIN	-	IN	-	PIN		PIN		
NUMBER	NAME	NUMBER	NAME	NUMBER	NAME	NUMBER	NAME	NUMBER	NAME		
1	DR0	30	A17	59	DVDD	88	IVSS	117	RDY		
2	DVDD	31	A16	60	D31	89	D11	118	IV _{SS}		
3	FSR0	32	A15	61	D30	90	DVDD	119	IOSTRB		
4	CLKR0	33	A14	62	D29	91	D10	120	STRB0_B3/A_1		
5	CLKX0	34	A13	63	D28	92	CVSS	121	STRB0_B2/A_2		
6	FSX0	35	CVSS	64	D27	93	DVSS	122	STRB0_B1		
7	DX0	36	DVSS	65	D26	94	VSSL	123	STRB0_B0		
8	IVSS	37	NC	66	IVSS	95	VSSL	124	VDDL		
9	SHZ	38	A12	67	D25	96	D9	125	V _{DDL}		
10	TCLK0	39	DVDD	68	DVDD	97	D8	126	STRB1_B3/A_1		
11	TCLK1	40	A11	69	D24	98	D7	127	VSSL		
12	DVDD	41	A10	70	D23	99	D6	128	STRB1_B2/A_2		
13	EMU3	42	A9	71	D22	100	D5	129	DVDD		
14	EMU0	43	A8	72	NC	101	D4	130	STRB1_B1		
15	V _{DDL}	44	A7	73	CVSS	102	DVDD	131	STRB1_B0		
16	VDDL	45	A6	74	DVSS	103	D3	132	R/W		
17	EMU1	46	DVDD	75	D21	104	D2	133	PRGW		
18	EMU2	47	A5	76	D20	105	D1	134	RESET		
19	VSSL	48	A4	77	D19	106	D0	135	CVSS		
20	MCBL/MP	49	A3	78	D18	107	H1	136	DVSS		
21	CV _{SS}	50	V _{DDL}	79	DVDD	108	H3	137	XF0		
22	DVSS	51	VDDL	80	D17	109	NC	138	XF1		
23	A23	52	A2	81	D16	110	VSUBS	139	IACK		
24	A22	53	CVSS	82	D15	111	CVSS	140	INT0		
25	A21	54	DVSS	83	D14	112	DVSS	141	INT1		
26	A20	55	A1	84	D13	113	CLKIN	142	INT2		
27	A19	56	VSSL	85	V _{DDL}	114	HOLDA	143	INT3		
28	A18	57	VSSL	86	VDDL	115	HOLD	144	NC		
29	DVDD	58	A0	87	D12	116	DVDD				



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

pin functions

This section provides signal descriptions for the SMQ320C32 device. The following table lists each signal (grouped by function), the number of pins, operating modes, and a brief signal description.

			Pin Functions			
PIN NAME NO.		TYPE [†]				ONS N IS Z‡
			EXTERNAL BUS INTERFACE (70 PINS)			
D31–D0	32	I/O/Z	32-bit data port of the external bus interface	S	Н	R
A23-A0	24	O/Z	24-bit address port of the external bus interface	S	Н	R
R/W	1	O/Z	Read/write for external memory interface. R/\overline{W} is high when a read is performed and low when a write is performed over the parallel interface.	S	Н	R
IOSTRB	1	O/Z	External peripheral I/O strobe for the external memory interface	S	Н	
STRB0_B3/A_1	1	O/Z	External memory-access strobe 0, byte enable 3 for 32-bit external memory interface and address pin for 8-bit and 16-bit external memory interface	S	Н	
STRB0_B2/A_2	1	O/Z	External memory-access strobe 0, byte enable 2 for 32-bit external memory interface and address pin for 8-bit external memory interface	S	Н	
STRB0_B1	1	O/Z	External memory-access strobe 0, byte enable 1 for the external memory interface	S	Н	
STRB0_B0	1	O/Z	External memory-access strobe 0, byte enable 0 for the external memory interface	S	Н	
STRB1_B3/A_1	1	O/Z	External memory-access strobe 1, byte enable 3 for 32-bit external memory interface and address pin for 8-bit and 16-bit external memory interface	S	Н	
STRB1_B2/A_2	1	O/Z	External memory-access strobe 1, byte enable 2 for 32-bit external memory interface and address pin for 8-bit external memory interface	S	Н	
STRB1_B1	1	O/Z	External memory-access strobe 1, byte enable 1 for the external memory interface	S	Н	
STRB1_B0	1	O/Z	External memory-access strobe 1, byte enable 0 for the external memory interface	S	Н	
RDY	1	I	Ready. RDY indicates that the external device is prepared for an external memory interface transaction to complete.			
HOLD	1	I	Hold signal for external memory interface. When HOLD is a logic low, any ongoing transaction is completed. A23 – A0, D31 – D0, IOSTRB, STRB0_Bx, STRB1_Bx, and R/W are placed in the high-impedance state, and all transactions over the external memory interface are held until HOLD becomes a logic high or the NOHOLD bit of the STRB0 bus-control register is set.			
HOLDA	1	O/Z	Hold acknowledge for external memory interface. HOLDA is generated in response to a logic low on HOLD. HOLDA indicates that A23–A0, D31–D0, IOSTRB, STRB0_Bx, STRB1_Bx, and R/W are in the high-impedance state and that all transactions over the memory are held. HOLDA is high in response to a logic high of HOLD or when the NOHOLD bit of the external bus-control register is set.	S		
PRGW	1	I	Program memory width select. When PRGW is a logic low, program is fetched as a single 32-bit word. When PRGW is a logic high, two 16-bit program fetches are performed to fetch a single 32-bit instruction word. The status of PRGW at device reset affects the reset value of the STRB0 and STRB1 bus-control register.			

Pin Functions

[†]I = input, O = output, Z = high-impedance state [‡]S = SHZ active, H = HOLD active, R = RESET active § Recommended decoupling capacitor is 0.1 μ F.



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

Pin Functions (Continued)

PIN		TYPE [†]	DESCRIPTION	CONDITIONS WHEN	
NAME	NO.			SIGNAL IS IN HIGH Z‡	
			CONTROL SIGNALS (9 PINS)		
RESET	1	I	Reset. When RESET is a logic low, the device is in the reset condition. When RESET becomes a logic high, execution begins from the location specified by the reset vector.		
INT3-INT0	4	I	External interrupts		
		-	CONTROL SIGNALS (9 PINS) (CONTINUED)		
IACK	1	O/Z	Interrupt acknowledge. IACK is set to a logic high by the IACK instruction. This signal can be used to indicate the beginning or end of an interrupt-service routine.	S	
MCBL/MP	1	I	Microcomputer bootloader/microprocessor mode		
XF1-XF0	2	I/O/Z	External flags. XF1 and XF0 are used as general-purpose I/Os or used to support interlocked-processor instructions.	S R	
			SERIAL PORT SIGNALS (6 PINS)		
LKX0 1 I/O/Z Serial port 0 transmit clock. CLKX0 is the serial shift clock for the serial port 0 transmitter.		S R			
DX0	1	I/O/Z	Data transmit output. Serial port 0 transmits serial data on DX0.	S R	
FSX0	1	I/O/Z	Frame-synchronization pulse for transmit. The FSX0 pulse initiates the transmit-data process over DX0.	S R	
CLKR0	1	I/O/Z	Serial port 0 receive clock. CLKR0 is the serial shift clock for the serial port 0 receiver.	S R	
DR0	1	I/O/Z	Data receive. Serial port 0 receives serial data on DR0.	S R	
FSR0	1	I/O/Z	Frame-synchronization pulse for receive. The FSR0 pulse initiates the receive-data process over DR0.	S R	
			TIMER SIGNALS (2 PINS)		
TCLK0	1	I/O/Z	Timer clock 0. As an input, TCLK0 is used by timer 0 to count external pulses. As an output, TCLK0 outputs pulses generated by timer 0.	S R	
TCLK1	1	I/O/Z	Timer clock 1. As an input, TCLK1 is used by timer 1 to count external pulses. As an output, TCLK1 outputs pulses generated by timer 1.	S R	
			CLOCK SIGNALS (3 PINS)		
CLKIN	1	I	Input to the internal oscillator from an external clock source		
H1	1	O/Z	External H1 clock. H1 has a period equal to twice CLKIN.	S	
H3	1	O/Z	External H3 clock. H3 has a period equal to twice CLKIN.	S	
			RESERVED (5 PINS)		
EMU0-EMU2	3		Reserved for emulation. Use 18 k Ω – 22 k Ω pullup resistors to 5 V.		
EMU3	1	O/Z	Reserved for emulation	S	
SHZ	1	I	Shutdown high impedance. When active, SHZ shuts down the 'C32 and places all 3-state I/O pins in the high-impedance state. SHZ is used for board-level testing to ensure that no dual drive conditions occur. CAUTION: A low on SHZ corrupts 'C32 memory and register contents. Reset the device with SHZ high to restore it to a known operating condition.		

[†]I = input, O = output, Z = high-impedance state [‡]S = SHZ active, H = HOLD active, R = RESET active § Recommended decoupling capacitor is 0.1 μ F.

SGUS027C - APRIL 1998 - REVISED OCTOBER 2001


PIN			DESCRIPTION	CONDITIONS WHEN SIGNAL IS
NAME	NO.			IN HIGH Z
			POWER/GROUND	•
CV _{SS}	7	Ι	Ground	
DVSS	7	I	Ground	
IVSS	4	I	Ground	
DVDD	12	I	5 V _{dc} supply§	
V _{DDL}	8	I	5 V _{dc} supply§	
V _{SSL}	6	I	Ground	
VSUBS	1	Ι	Substrate, tie to ground	

[†]I = input, O = output, Z = high-impedance state [‡]S = SHZ active, H = HOLD active, R = RESET active § Recommended decoupling capacitor is 0.1 μ F.



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

functional block diagram



operation

Operation of the SMQ320C32 is identical to the '320C30 and '320C31 digital signal processors, with the exception of an enhanced external memory interface and the addition of two CPU power-management modes.

external memory interface

The SMQ320C32 has a configurable external memory interface with a 24-bit address bus, a 32-bit data bus, and three independent multi-function strobes. The flexibility of this unique interface enables product designers to minimize external memory-chip count.



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

external memory interface (continued)

Up to three mutually exclusive memory areas—one program area and two data areas—can be implemented. Each memory area configuration is independent of the physical memory width and independent of the other memory areas configurations. See Figure 1.




Figure 1. 'C32 External Memory Interface

The SMQ320C32 external memory configuration is controlled by a combination of hardware configuration and memory-mapped control registers and can be reconfigured dynamically. The signals that control external memory configuration are the PRGW, STRB0, STRB1, and IOSTRB. The signals work as follows:

- The SMQ320C32 is a 32-bit microprocessor, that is, the CPU operates on 32-bit program words. The external memory interface provides the capability of fetching instructions as either 32-bit words or two 16-bit half words from consecutive addresses. Program memory width is 16 bits if the PRGW signal is high, 32 bits if the PRGW signal is low.
- STRB0 and STRB1 are sets of control signals, four signals each, that are mapped to specific ranges of external memory addresses. When an address within one of these ranges is accessed by a read or write instruction (CPU or DMA), the corresponding set of control signals is activated. Figure 8 illustrates the SMQ320C32 memory map, showing the address ranges for which the strobe signals become active.

The behavior of the STRB0 and STRB1 control signals is determined by the contents of the STRB0 and STRB1 control registers.

The STRB0 and STRB1 control registers each have a field that specifies the physical memory width (8, 16, or 32 bits) of the external memory address ranges they control. Another field specifies the data width (8, 16, or 32 bits) of the data contained in those addresses. The values in these fields are not required to match. For example, a 32-bit-wide physical memory space can be configured to segment each 32-bit word into four consecutive 8-bit locations, each having its own address.

Each control signal set has two pins (STRBx_B2/A_2 and STRBx_B3/A_1) that can act as either byte-enable (chip-select) pins or address pins, and two dedicated byte-enable (chip-select) pins (STRBx_B0 and STRBx_B1). The pins' functions are determined by the physical memory width specified in the corresponding control register:



external memory interface (continued)

• For 8-bit-wide physical memory, the STRBx_B2/A_2 and STRBx_B3/A_1 pins function as address pins (least significant address bits) and the STRBx_B0 pin functions as a byte-enable (chip-select) pin. STRBx_B1 is unused. See Figure 2.




Figure 2. 'C32 With 8-Bit-Wide External Memory

For 16-bit-wide physical memory, the STRBx_B3/A_1 pin functions as an address pin (least significant address bits). The STRBx_B0 and STRBx_B1 pins function as byte-enable (chip-select) pins. STRBx_B2/A_2 is unused. See Figure 3.




Figure 3. 'C32 With 16-Bit-Wide External Memory



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

external memory interface (continued)

• For 32-bit-wide physical memory, all STRB0 and STRB1 pins function as byte-enable (chip-select) pins. See Figure 4.




Figure 4. 'C32 With 32-Bit-Wide External Memory

For more detailed information and examples, see *TMS320C32* Addendum to the *TMS320C3x* User's Guide (literature number SPRU132B) and *Interfacing Memory to the SMQ320C32* DSP Application Report (literature number SPRA040).

 The IOSTRB control signal, like STRB0 and STRB1, is also mapped to a specific range of addresses but it is a single signal that can access only 32-bit data from 32-bit-wide memory. Its range of addresses appears in Figure 8, the SMQ320C32's memory map. The IOSTRB bus timing is different from the STRB0 and STRB1 bus timings to accommodate slower I/O peripherals.

examples

Figure 5 and Figure 6 show examples of external memory configurations that can be implemented using the SMQ320C32's external memory interface. The first example has a 32-bit-wide external memory with 8- and 16-bit data areas and a 32-bit program area.



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001






Figure 6 shows a configuration that can be implemented with a 16-bit external memory. Note that 32-bit data and program words can be stored and retrieved as half words.




Figure 6. 'C32 With 16-Bit-Wide External Memory Configured With 8- and 16-Bit Data Areas and a 32-Bit Program Area



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

examples (continued)

Figure 7 shows one possible configuration that can be implemented with 8-bit external memory. Program words, which are 32-bit, cannot be executed from 8-bit-wide memory.




Figure 7. 'C32 With 8-Bit-Wide External Memory Configured With 8- and 16-Bit Data Areas



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

memory map

Figure 8 depicts the memory map for the SMQ320C32. See the *TMS320C32 Addendum to the TMS320C3x User's Guide* (literature number SPRU132B) for a detailed description of this memory mapping.

0h		0h	
•	Reset-Vector Location		Reserved for
		FFFh	Boot-Loader Operations
		1000h	<u>Boot 1</u>
		1001h	
	External Memory		E <u>xternal</u> Memory
	STRB0 Active (8.192M Words)		STRB0 Active
			(8.188M Words)
7FFFFFh		7FFFFh	
800000h		800000h	
	Reserved		Reserved
	(32K Words)		(32K Words)
807FFFh	(0-11-11-00)	807FFFh	(,
808000h	Peripheral-Bus	808000h	Peripheral-Bus
	Memory-Mapped Registers		Memory-Mapped Registers
8097FFh	(6K-Word Internal)	8097FFh	(6K-Word Internal)
809800h		809800h	
	Reserved		Reserved
	(26K Words)		(26K Words)
80FFFFh		80FFFFh	
810000h		810000h	Boot 2
		810001h	
	External Memory		External Memory
	IOSTRB Active (128K)		IOSTRB Active (128K)
	(128K Words)		(128K Words)
82FFFFh		82FFFFh	
830000h	Reserved (314.5K Words)	830000h	Reserved (319.5K Words)
87FDFFh	, ,	87FDFFh	, ,
87FE00h	RAM Block 0 (256-Word Internal)	87FE00h	Internal Memory RAM Block 0 (256-Word Internal)
87FEFFh 87FF00h	(87FEFFh 87FF00h	Internal Memory
87FFFFh	RAM Block 1 (256-Word Internal)	87FFFFh	RAM Block 1 (256-Word Internal)
880000h		880000h	
20000011	E <u>xternal</u> Memory		E <u>xternal</u> Memory
	STRB0 Active		STRB0 Active
8FFFFFh	(512K Words)	8FFFFFh	(512K Words)
900000h		900000h	Boot 3
	E <u>xternal</u> Memory	900001h	
	STRB1 Active		STRB1 Active
FFFFFh	(7.168M Words)	FFFFFh	(7.168M Words)
		, , ,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
	Mierenzeene Med-		Mierceemputer/Deet LeaderMede

Microprocessor Mode

Microcomputer/Boot-Loader Mode





SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

power management

The SMQ320C32 CPU has two power-management modes, IDLE2 and LOPOWER (low power). In IDLE2 mode, no instructions are executed and the CPU, peripherals, and memory retain their previous state while the external bus output pins are idle. During IDLE2 mode, the H1 clock signal is held high while the H3 clock signal is held low until one of the four external interrupts is asserted. In the LOPOWER mode, the CPU continues to execute instructions and the DMA continues to perform transfers, but at a reduced clock rate of the CLKIN frequency divided by 16 (that is, SMQ320C32 with a 32-MHz CLKIN frequency performs the same as a 2-MHz SMQ320C32 with an instruction cycle time of 1000 ns or 1 MHz.

bootloader

The SMQ320C32 flexible bootloader loads programs from the serial port, EPROM, or other standard non-volatile memory device. The boot-loader functionality of the SMQ320C32 is equivalent to that of the '320C31, and has added modes to handle the data-type sizes and memory widths supported by the external memory interface. The memory-bootload supports data transfers with and without handshaking. The handshake mode allows synchronous transfer of programs by using two pins as data-acknowledge and data-ready signals.

peripherals

The SMQ320C32 peripherals are comprised of one serial port, two timers, and two DMA channels. The serial port and timers are functionally identical to those in the '320C31 peripherals. The SMQ320C32 two-channel DMA coprocessor has user-configurable priorities: CPU, DMA, or rotating between CPU and DMA.



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

peripherals (continued)

808000h	DMA 0 Global Control
808004h	DMA 0 Source Address
808006h	DMA 0 Destination Address
808008h	DMA 0 Transfer Counter
808009h 808010h	DMA 1 Global Control
808014h	DMA 1 Source Address
808016h	DMA 1 Destination Address
808018h	DMA 1 Transfer Counter
808020h	Timer 0 Global Control
808024h	Timer 0 Counter
808028h	Timer 0 Period
808030h	Timer 1 Global Control
808034h	Timer 1 Counter
808038h	Timer 1 Period Register
808040h	Serial Port Global Control
808042h	FSX/DX/CLKX Port Control
808043h	FSR/DR/CLKR Port Control
808044h	R/X Timer Control
808045h	R/X Timer Counter
808046h	R/X Timer Period
808048h	Data Transmit
80804Ch	Data Receive
808050h	Reserved
80805Fh 808060h	IOSTRB-Bus Control
808064h	STRB0-Bus Control
808068h	STRB1-Bus Control
808069h	Reserved
8097FFh	110001700

Figure 9 shows the SMQ320C32's peripheral-bus control-register mapping.

Figure 9. Peripheral-Bus Memory-Mapped Registers



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

interrupts

To reduce external logic and simplify the interface, the external interrupts can be either edge- or level-triggered. Unlike the fixed interrupt-trap vector-table location of the '320C30 and '320C31 devices, the SMQ320C32 has a user-relocatable interrupt-trap vector table. The interrupt-trap vector table must start on a 256-word boundary. The interrupt and trap vector locations memory mapping is illustrated in Figure 10. The reset vector is fixed to address 0h as shown in Figure 8.

Reserved
ΙΝΤΟ
INT1
INT2
INT3
XINTO
RINT0
Reserved
Reserved
TINTO
TINT1
DINT0
DINT1
Reserved
Reserved
TRAP0
:
:
TRAP27
TRAP28
TRAP29
TRAP30
TRAP31

Figure 10. Reset, Interrupt, and Trap Vector/Branches Memory-Map Locations



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

absolute maximum ratings over specified temperature ranges (unless otherwise noted)[†]

Supply voltage range, V _{CC} (see Note 1)	-0.3 V to 7 V
Input voltage range	. – 0.3 V to 7 V
Output voltage range, V _O	
Continuous power dissipation (see Note 2)	1.95 W
Operating case temperature, T _C –	55°C to 125°C
Storage temperature, T _{stg} –	55°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage values are with respect to V_{SS}.

2. This value calculated for the 'C32-40. Actual operating power is less. This value was obtained under specially produced worst-case test conditions which are not sustained during normal device operation. These conditions consist of continuous parallel writes of a checkerboard pattern to the external bus at the maximum rate possible. See normal (I_{DD}) current specification in the electrical characteristics table and see the Calculation of TMS320C30 Power Dissipation Application Report (literature number SPRA020).

recommended operating conditions (see Note 3)

			MIN	NOM [‡]	MAX	UNIT
V _{DD}	Supply voltage (DV _{DD} , V _{DDL})		4.75	5	5.25	V
VSS	Supply voltage (CV _{SS} , V _{SSL} , IV _{SS} , DV _{SS} , V _{SUBS})			0		V
Maria	1 Pade Jacob Providence Dense	CLKIN	2.6		V _{DD} + 0.3*	V
VIH	High-level input voltage	All other inputs	2		0 V _{DD} + 0.3* V _{DD} + 0.3* 0.8 - 300 2	V
VIL	Low-level input voltage		- 0.3*		0.8	V
IOH	High-level output current				- 300	μΑ
IOL	Low-level output current				2	mA
ТС	Operating case temperature (see Note 4)		- 55		125	°C

[‡] All nominal values are at V_{DD} = 5 V, T_A (ambient-air temperature)= 25°C.

* This parameter is not production tested.

NOTE 3: All input and output voltage levels are TTL compatible.

NOTE 4: T_C MAX at maximum rated operating conditions at any point on case. T_C MIN at initial (time zero) power-up.



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

electrical characteristics over recommended ranges of supply voltage (unless otherwise noted) †


	PARAMETER		TEST	CONDITIONS	MIN	NOM	MAX	UNIT
VOH	High-level output voltage		$V_{DD} = MIN,$	I _{OH} = MAX	2.4	3		V
VOL	Low-level output voltage		$V_{DD} = MIN,$	$I_{OL} = MAX$		0.3	0.8	V
IOZ	High-impedance state output current		$V_{DD} = MAX$		- 20		20	μA
Ιį	Input current		$V_{I} = V_{SS}$ to V	DD	- 10		10	μA
	Supply current (see Note 5)	f _X = 50 MHz‡	T _A = 25 °C,	V _{DD} = MAX,		200	425	
IDD		f _X = 60 MHz‡	$f_X = MAX^{\ddagger}$			225	475	mA
		Standby	IDLE2,	CLKIN shut off		50		μΑ
		CLKIN					25	
CI	Input capacitance	All other inputs					15*	pF
Co	Output capacitance	-					20*	pF

[†] All nominal values are at V_{DD} = 5 V, T_A = 25°C.

 $\ddagger f_X$ is the input clock frequency.

* This parameter is not production tested.

NOTE 5: Actual operating current is less than this maximum value (see Note 2).







SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

PARAMETER MEASUREMENT INFORMATION (CONTINUED)

signal-transition levels

TTL-level outputs are driven to a minimum logic-high level of 2.4 V and to a maximum logic-low level of 0.6 V. Output transition times are specified in the following paragraph.

For a high-to-low transition on a TTL-compatible output signal, the level at which the output is said to be no longer high is 2 V and the level at which the output is said to be low is 1 V. For a low-to-high transition, the level at which the output is said to be no longer low is 1 V and the level at which the output is said to be high is 2 V (see Figure 12).




Figure 12. TTL-Level Outputs

Transition times for TTL-compatible inputs are specified as follows. For a high-to-low transition on an input signal, the level at which the input is said to be no longer high is 2 V and the level at which the input is said to be low is 0.8 V. For a low-to-high transition on an input signal, the level at which the input is said to be no longer low is 0.8 V and the level at which the input is said to be high is 2 V (see Figure 13).



Figure 13. TTL-Level Inputs



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

PARAMETER MEASUREMENT INFORMATION (CONTINUED)

timing parameter symbology

Timing parameter symbols used in this document are in accordance with JEDEC Standard 100-A. Unless otherwise noted, in order to shorten the symbols, pin names and other related terminology have been abbreviated as follows:

A23–A0 when the physical-memory-width-bit field of the $\overline{\text{STRBx}}$ control register is set to 32 bits A23–A0 and $\overline{\text{STRBx}}$ and $\overline{\text{STRBx}}$ when the physical-memory-width-bit field of the $\overline{\text{STRBx}}$ control register is

A set to 16 bits

A23–A0, STRBx_B3/A_1, and STRBx_B2/A_2 when the physical-memory-width-bit field of the STRBx control register is set to 8 bits

- CI CLKIN
- RDY RDY
- D D(31–0)
- H H1, H3
- IOS IOSTRB
- P t_{c(H)}
- Q t_{c(CI)}
- RW R/\overline{W}

 STRBx_B(3-0)
 when the physical-memory-width-bit field of the STRBx control register is set to 32 bits

 S
 STRBx_B(1-0)

 when the physical-memory-width-bit field of the STRBx control register is set to 16 bits

 STRBx_B0
 when the physical-memory-width-bit field of the STRBx control register is set to 8 bits

XF XF0 or XF1



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

timings for CLKIN [Q = $t_{c(CI)}$] (see Figure 14)

			TEST		'320C32-50		'320C32-60	
NO.				MIN	MAX	MIN	MAX	UNIT
1	^t f(CI) [†]	Fall time, CLKIN			5*		4*	ns
2	^t w(CIL) [†]	Pulse duration, CLKIN low	Q = min	7		6		ns
3	^t w(CIH)	Pulse duration, CLKIN high	Q = min	8†		6†		ns
4	^t r(CI) [†]	Rise time, CLKIN			5*		4*	ns
5	t _{c(CI)} †	Cycle time, CLKIN		20	303	16.67	303	ns

[†] Minimum CLKIN high-pulse duration at 3.3 MHz is 10 ns.

* This parameter is not production tested.




Figure 14. CLKIN Timing

switching characteristics for H1 and H3 over recommended operating conditions (unless otherwise noted) (see Figure 15)

			TEST	'320C3	32-50	'320C3		
NO.		PARAMETER	CONDITIONS	MIN	MAX	MIN	MAX	UNIT
6	^t f(H)	Fall time, H1/H3			3		3	ns
7	^t w(HL)	Pulse duration, H1/H3 low		Q-5		Q-4		ns
8	^t w(HH)	Pulse duration, H1/H3 high		Q-6		Q-5		ns
9	^t r(H)	Rise time, H1/H3			3		3	ns
9.1	^t d(HL-HH)	Delay time, H1/H3 low to H1/H3 high		0*	4	0*	4	ns
10	^t c(H)	Cycle time, H1/H3		40	606	33.33	606	ns

* This parameter is not production tested.



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

switching characteristics for H1 and H3 (see Figure 15) (continued)




Figure 15. H1/H3 Timing




SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

memory-read-cycle and memory-write-cycle timing (STRBx) (see Figure 16 and Figure 17)

			'320C	32-50	'320C	32-60	
NO.			MIN	MAX	MIN	MAX	UNIT
11	^t d(H1L-SL)	Delay time, H1 low to STRBx low	0*	9	0*	7	ns
12	^t d(H1L-SH)	Delay time, H1 low to STRBx high	0*	9	0*	7	ns
13	^t d(H1H-RWL)	Delay time, H1 high to R/\overline{W} low (read)	0*	9	0*	8	ns
14	^t d(H1L-A)	Delay time, H1 low to A valid	0*	9	0*	7	ns
15	t _{su(D)R}	Setup time, D valid before H1 low (read)	10		10		ns
16	^t h(D)R	Hold time, D after H1 low (read)	0		0		ns
17	t _{su(RDY)}	Setup time, RDY before H1 low	19		17		ns
18	^t h(RDY)	Hold time, RDY after H1 low	0		0		ns
19	^t d(H1H-RWH)	Delay time, H1 high to R/\overline{W} high (write)		9		8	ns
20	t _V (D)W	Valid time, D after H1 low (write)		14		12	ns
21	^t h(D)W	Hold time, D after H1 high (write)	0*		0*		ns
22	^t d(H1H-A)	Delay time, H1 high to A valid on back-to-back write cycles		9		8	ns

* This parameter is not production tested.



[†] STRBx remains low during back-to-back operations.

Figure 16. Memory-Read-Cycle Timing



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

memory-read-cycle and memory-write-cycle timing (STRBx) (see Figure 16 and Figure 17) (continued)




Figure 17. Memory-Write-Cycle Timing




SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

memory-read-cycle timing using IOSTRB (see Figure 18)

			'320C	32-50	'320C	32-60	
NO.			MIN	MAX	MIN	MAX	UNIT
11.1	^t d(H3L-IOSL)	Delay time, H3 low to IOSTRB low	0*	9	0*	8	ns
12.1	^t d(H3L-IOSH)	Delay time, H3 low to IOSTRB high	0*	9	0*	8	ns
13.1	^t d(H1L-RWL)	Delay time, H1 low to R/\overline{W} high	0*	9	0*	8	ns
14.1	^t d(H1L-A)	Delay time, H1 low to A valid	0*	9	0*	8	ns
15.1	^t su(D)R	Setup time, D before H1 high	10		9		ns
16.1	^t h(D)R	Hold time, D after H1 high	0		0		ns
17.1	^t su(RDY)	Setup time, RDY before H1 high	8		7		ns
18.1	^t h(RDY)	Hold time, RDY after H1 high	0		0		ns

* This parameter is not production tested.



[†] See Figure 19 and accompanying table

Figure 18. Memory-Read-Cycle Timing Using IOSTRB




SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

memory-write-cycle timing using IOSTRB (see Figure 19)

			'320C	32-50	'320C3	32-60	
NO.			MIN	MAX	MIN	MAX	UNIT
23	^t d(H1L-RWH)	Delay time, H1 low to R/\overline{W} low	0*	9	0*	8	ns
24	^t v(D)W	Valid time, D after H1 high		14		12	ns
25	^t h(D)W	Hold time, D after H1 low	0		0		ns

* This parameter is not production tested.



[†]See Figure 18 and accompanying table

Figure 19. Memory-Write-Cycle Timing Using IOSTRB



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

NO			'320C	32-50	'320C3	32-60	
NO.			MIN	MAX	MIN	MAX	UNIT
38	^t d(H3H-XF0L)	Delay time, H3 high to XF0 low		12		11	ns
39	t _{su(XF1)}	Setup time, XF1 before H1 low	9		8		ns
40	^t h(XF1)	Hold time, XF1 after H1 low	0		0		ns






Figure 20. XF0 and XF1 When Executing LDFI or LDII



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

timing for XF0 when executing STFI or STII[†] (see Figure 21)

ſ	NO		'320C	32-50	'320C3	32-60	LINUT
	NO.		MIN	MAX	MIN	MAX	UNIT
	41	t _{d(H3H-XF0H)} Delay time, H3 high to XF0 high		12		11	ns

[†] XF0 is always set high at the beginning of the execute phase of the interlock-store instruction. When no pipeline conflicts occur, the address of the store is driven at the beginning of the execute phase of the interlock-store instruction. However, if a pipeline conflict prevents the store from executing, the address of the store is not driven until the store can execute.




Figure 21. XF0 When Executing a STFI or STII



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

NO			'320C32-50		'320C3	32-60	
NO.			MIN	MAX	MIN	MAX	UNIT
41.1	^t d(H3H-XF0L)	Delay time, H3 high to XF0 low		12		11	ns
42	^t d(H3H-XF0H)	Delay time, H3 high to XF0 high		12		11	ns
43	t _{su(XF1)}	Setup time, XF1 before H1 low	9		8		ns
44	^t h(XF1)	Hold time, XF1 after H1 low	0		0		ns

timing for XF0 and XF1 when executing SIGI (see Figure 22)





Figure 22. XF0 and XF1 When Executing SIGI

timing for loading XF register when configured as an output pin (see Figure 23)

NO			'320C32-50		'320C32-60		
NO.			MIN	MAX	MIN	MAX	UNIT
45	^t v(H3H-XF)	Valid time, H3 high to XF valid		12		11	ns
		Fetch Load					



[†]OUTXFx represents either bit 2 or 6 of the IOF register.

Figure 23. Loading XF Register When Configured as an Output Pin




SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

timing of XF changing from output to input mode (see Figure 24)

			'320C	32-50	'320C3	32-60	LINUT
NO.			MIN	MAX	MIN	MAX	UNIT
46	^t h(H3H-XF01)	Hold time, XF after H3 high		12*		11*	ns
47	t _{su(XF)}	Setup time, XF before H1 low	9		8		ns
48	^t h(XF)	Hold time, XF after H1 low	0		0		ns

* This parameter is not production tested.




† I/OXFx represents either bit 1 or bit 5 of the IOF register, and INXFx represents either bit 3 or bit 7 of the IOF register.

Figure 24. Change of XF From Output to Input Mode



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001



timing of XF changing from input to output mode (see Figure 25)

 $\frac{1}{1}$ OXFx represents either bit 1 or bit 5 of the IOF register.

Figure 25. Change of XF From Input to Output Mode




SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

timing for $\overline{\text{RESET}}$ [Q = t_{c(CI)}] (see Figure 26)

			'320C	32-50	'320C	32-60	LINUT
NO.			MIN	MAX	MIN	MAX	UNIT
50	^t su(RESET)	Setup time, RESET before CLKIN low	10	Q*	17	Q*	ns
51	^t d(CLKINH-H1H)	Delay time, CLKIN high to H1 high	2	10	2	10	ns
52	^t d(CLKINH-H1L)	Delay time, CLKIN high to H1 low	2	10	2	10	ns
53	^t su(RESETH-H1L)	Setup time, $\overline{\text{RESET}}$ high before H1 low and after ten H1 clock cycles	7		6		ns
54	^t d(CLKINH-H3L)	Delay time, CLKIN high to H3 low	2	10	2	10	ns
55	^t d(CLKINH-H3H)	Delay time, CLKIN high to H3 high	2	10	2	10	ns
56	^t dis(H1H-D)	Disable time, H1 low to D in the high-impedance state		12*		11*	ns
57	^t dis(H3HL-A)	Disable time, H3 low to A in the high-impedance state		9*		9*	ns
58.1	^t d(H3H-CONTROLH)	Delay time, H3 high to control signals high		8*		7*	ns
58.2	^t d(H1H-RWH)	Delay time, H1 low to R/\overline{W} high		8*		7*	ns
59	^t d(H1H-IACKH)	Delay time, H1 high to IACK high		8*		7*	ns
60	^t dis(RESETL-ASYNCH)	Disable time, $\overline{\text{RESET}}$ low to asynchronous reset signals in the high-impedance state		17*		14*	ns

* This parameter is not production tested.



[†] RESET is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle can occur.

[‡] The R/W output is placed in the high-impedance state during reset and can be provided with a resistive pullup, nominally 18–22 kΩ, if undesirable spurious writes can occur when these outputs go low.

§ In microprocessor mode (MCBL/MP = 0), reset vector is fetched twice with seven software wait states each. In microcomputer mode (MCBL/MP = 1), the reset vector is fetched two times, with no software wait states.

¶ Control signals include STRBx and IOSTRB.

#Asynchronous reset signals include XF0/1, CLKX0, DX0, FSX0, CLKR0, DR0, FSR0, and TCLKx.

Figure 26. RESET Timing



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

		$5 = 1010$ interrupt response [$1 = t_{C(H)}$] (see Figure 27)						
			'320C	'320C32-50		'320C32-60		
NO.			MIN	MAX	MIN	MAX	UNIT	
61	t _{su} (INT)	Setup time, INT3-INT0 before H1 low	10		8		ns	
62.1	^t w(INT)	Pulse duration of interrupt to assure only one interrupt seen for level-triggered interrupts	Ρ	2P*	Р	2P*	ns	
62.2	^t w(INT)	Pulse duration of interrupt for edge-triggered interrupts	P*		P*		ns	

timing for $\overline{INT3} - \overline{INT0}$ interrupt response [P = t_{c(H)}] (see Figure 27)

* This parameter is not production tested.




Figure 27. INT3-INT0 Interrupt-Response Timing




SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

timing for IACK (see Notes 6, 7, and Figure 28)

		'320C3	32-50	'320C	32-60	
NO.		MIN	MAX	MIN	MAX	UNIT
63	td(H1H-IACKL) Delay time, H1 high to IACK low		7		6	ns
64	td(H1H-IACKH) Delay time, H1 high to IACK high		7		6	ns

NOTES: 6. IACK is active for the entire duration of the bus cycle and is extended if the bus cycle utilizes wait states.

7. IACK goes active on the first half-cycle (H1 rising) of the decode phase of the IACK instruction and goes inactive at the first half-cycle (H1 rising) of the read phase of the IACK instruction. Because of pipeline conflicts, IACK remains low for one cycle even if the decode phase of the IACK instruction is extended.







SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

serial-port timing

				'320C	32-50	'3200	32-60	
NO.				MIN	MAX	MIN	MAX	UNIT
65	^t d(H1-SCK)	Delay time, H1 high CLKX/R high/low	to internal		10		8	ns
~ ~		Cycle time,	CLKX/R ext	2.6P		2.6P		
66	^t c(SCK)	CLKX/R	CLKX/R int	2P	(2 ³²)P	2P	(2 ³²)P	ns
07		Pulse duration,	CLKX/R ext	P + 10		P + 10		
67	^t w(SCK)	CLKX/R high/low	CLKX/R int	[t _{c(SCK)} /2]-5	[t _{c(SCK)} /2]+5	[t _{c(SCK)} /2]-5	[t _{c(SCK)} /2]+5	ns
68	^t r(SCK)	Rise time, CLKX/R			6		5	ns
69	^t f(SCK)	Fall time, CLKX/R			6		5	ns
70	1	Delay time, CLKX	CLKX ext		24		20	~~~
70	^t d(DX)	to DX valid	CLKX int		16		15	ns
71	•	Setup time, DR	CLKR ext	9		8		
/ 1	^t su(DR)	before CLKR low	CLKR int	17		15		ns
70	4	Hold time, DR	CLKR ext	7		6		~~
72	^t h(DR)	from CLKR low	CLKR int	0		0		ns
73	t	Delay time, CLKX to internal FSX	CLKX ext		22		20	
13	^t d(FSX)	high/low	CLKX int		15		14	ns
74	t (505)	Setup time, FSR	CLKR ext	7		6		20
74	^t su(FSR)	before CLKR low	CLKR int	7		6		ns
75	.	Hold time, FSX/R input from	CLKX/R ext	7		6		
75	^t h(FS)	CLKX/R low	CLKX/R int	0		0		ns
70		Setup time, external FSX	CLKX ext	8-P	[t _{c(SCK)} /2]-10*	8-P	[t _{c(SCK)} /2]-10*	
76	^t su(FSX)	before CLKX high	CLKX int	21–P	t _{c(SCK)} /2*	21–P	t _{c(SCK)} /2*	ns
		Delay time, CLKX to first DX bit, FSX	CLKX ext		24*		20*	
77	^t d(CH-DX)V	precedes CLKX high	CLKX int		14*		12*	ns
78	^t d(FSX-DX)V	Delay time, FSX to f CLKX precedes FS>			24*		20*	ns
79	td(DXZ)	Delay time, CLKX hi the high-impedance following last data bi	state		14*		12*	ns


serial-port timing [P = $t_{c(H)}$] (see Figure 29 and Figure 30)

* This parameter is not production tested.




SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

serial-port timing



NOTES: A. Timing diagrams show operations with CLKXP = CLKRP = FSXP = FSRP = 0.

B. Timing diagrams depend upon the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.



NOTES: A. Timing diagrams show operation with CLKXP = CLKRP = FSXP = FSRP = 0.

B. Timing diagrams depend upon the length of the serial-port word, where n = 8, 16, 24, or 32 bits, respectively.

C. The timings that are not specified expressly for the variable data-rate mode are the same as those that are specified for the fixed data-rate mode.

Figure 30. Variable Data-Rate-Mode Timing



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

timing for HOLD/HOLDA [P = $t_{C(H)}$] (see Note 6 and Figure 31)								
NO.						'320C32-60		
NO.			MIN	MAX	MIN	MAX	UNIT	
80	t _{su(HOLD)}	Setup time, HOLD before H1 low	10		8		ns	
81	^t v(HOLDA)	Valid time, HOLDA after H1 low	0*	7	0*	6	ns	
82	^t w(HOLD)	Pulse duration, HOLD low	2P		2P		ns	
83	^t w(HOLDA)	Pulse duration, HOLDA low	P-5*		P-5*		ns	
84	^t d(H1L-SH)H	Delay time, H1 low to STRBx high for a HOLD	0*	7*	0*	6*	ns	
84.1	^t d(H1H-IOS)H	Delay time, H1 high to IOSTRB high for a HOLD	0*	7*	0*	6*	ns	
85	^t dis(H1L-S)	Disable time, H1 low to STRBx or IOSTRB (in the high-impedance state)	0*	8*	0*	7*	ns	
86	ten(H1L-S)	Enable time, H1 low to STRBx or IOSTRB active	0*	7*	0*	6*	ns	
87	^t dis(H1L-RW)	Disable time, H1 low to R/\overline{W} in the high-impedance state	0*	8*	0*	7*	ns	
88	ten(H1L-RW)	Enable time, H1 low to R/\overline{W} (active)	0*	7*	0*	6*	ns	
89	^t dis(H1L-A)	Disable time, H1 low to A in the high-impedance state	0*	8*	0*	7*	ns	
90	ten(H1L-A)	Enable time, H1 low to A valid	0*	12*	0*	11*	ns	
91	^t dis(H1H-D)	Disable time, H1 high to D disabled in the high-impedance state	0*	8*	0*	7*	ns	

timing for $\overline{HOLD}/\overline{HOLDA}$ [P = t_{c(H)}] (see Note 8 and Figure 31)

* This parameter is not production tested.

NOTE 8: HOLD is an asynchronous input and can be asserted at any point during a clock cycle. If the specified timings are met, the exact sequence shown occurs; otherwise, an additional delay of one clock cycle can occur. The NOHOLD bit of the primary-bit-control register overwrites the HOLD signal.






Figure 31. HOLD/HOLDA Timing



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

timing of peripheral pin configured as general-purpose I/O (see Figure 32)

			'320C3	32-50	'320C	32-60	
NO.			MIN	MAX	MIN	MAX	UNIT
92	t _{su} (GPIOH1L)	Setup time, general-purpose input before H1 low	9		8		ns
93	^t h(GPIOH1L)	Hold time, general-purpose input after H1 low	0		0		ns
94	^t d(GPIOH1H)	Delay time, general-purpose output after H1 high		10		8	ns
	H3				\frown		<u> </u>


NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLKx. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.

Figure 32. Peripheral-Pin General-Purpose I/O Timing

timing of peripheral pin changing from general-purpose output to input mode (see Figure 33)

			'320C	32-50	'320C3	32-60	
NO.			MIN	MAX	MIN	MAX	UNIT
95	^t h(H1H)	Hold time, after H1 high		12*		11*	ns
96	^t su(GPI0H1L)	Setup time, peripheral pin before H1 low	9		8		ns
97	^t h(GPIOH1L)	Hold time, peripheral pin after H1 low	0		0		ns

* This parameter is not production tested.




NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLKx. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.

Figure 33. Timing of Peripheral Pin Changing From General-Purpose Output to Input Mode



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001



timing of peripheral pin changing from general-purpose input to output mode (see Figure 34)

NOTE A: Peripheral pins include CLKX0, CLKR0, DX0, DR0, FSX0, FSR0, and TCLKx. The modes of these pins are defined by the contents of internal control registers associated with each peripheral.

Figure 34. Timing of Peripheral Pin Changing From General-Purpose Input-to-Output Mode



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

timing for timer pin $[P = t_{c(H)}]$ (see Figure 35)

				'320C3	2-50	'320C3		
NO.				MIN	MAX	MIN	MAX	UNIT
99	^t su(TCLKH1L)	Setup time, TCL before H1 low	K external	8		6		ns
100	^t h(TCLKH1L)	Hold time, TCLK external after H1 low		0		0		ns
101	^t d(TCLKH1H)	Delay time, H1 high to TCLK internal valid			9		8	ns
		Cycle time,	TCLK external	2.6P*		2.6P*		
102	^t c(TCLK)	TCLK cycle time	TCLK internal	2P	(2 ³²)P*	2P	(2 ³²)P*	ns
103	t (70) (0)	Pulse duration,	TCLK external	P + 10*		P + 10*		20
	^t w(TCLK)	TCLK high / low	TCLK internal	[t _{c(TCLK)} /2]-5	[t _{C(TCLK)} /2]+5	[t _{c(TCLK)} /2]-5	[t _{c(TCLK)} /2]+5	ns

* This parameter is not production tested.

NOTE: Timing parameters 99 and 100 are applicable for a synchronous input clock. Timing parameters 102 and 103 are applicable for an asynchronous input clock.





Figure 35. Timing for Timer Pin



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001



timing for \overline{SHZ} pin [Q = t_{c(CI)}] (see Figure 36)

NOTE A: Enabling SHZ destroys 'C32 register and memory contents. Assert SHZ = 1 and reset the 'C32 to restore it to a known condition.

Figure 36. SHZ Pin Timing

Table 1. Thermal Resistance	Characteristics for PCM pa	ckage
-----------------------------	----------------------------	-------

	PARAMETER	MIN	MAX	UNIT
$R_{\Theta J A}$	Junction-to-free-air		39	°C/W
$R_{\Theta JC}$	Junction-to-case		10.0	°C/W



SGUS027C - APRIL 1998 - REVISED OCTOBER 2001

MECHANICAL DATA

PCM(S-PQFP-G***)

144 PIN SHOWN

PLASTIC QUAD FLATPACK

108 73 0,38 72 109 \oplus 0,13 (\mathbf{M}) 0,22 0,65 TYP L III П NO. OF PINS*** Α L III 144 22,75 TYP 25,35 TYP 160 144 37 С 0,16 NOM ΕĒ Ī 4 36 3,60 3,20 Δ 28,20 SQ 27,80 31,45 SQ 30,95 0,25 MIN **0**°−7° 1,03 0,73 **Seating Plane** △ 0,10 4,10 MAX (see Note C) 4040015/A-10/93

NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-022
- D. The 144PCM is identical to 160PCM except that 4 leads per corner are removed.
- E. Foot length is measured from lead tip to a position on backside of lead 0,25 mm above seating plane (gage plane)
- F. Preliminary drawing



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
5962-9679001NXB	ACTIVE	QFP	PCM	144	1	TBD	CU	Level-4-220C-72 HR
5962-9679002NXB	ACTIVE	QFP	PCM	144	1	TBD	CU	Level-4-220C-72 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


MECHANICAL DATA

MQFP022A - JANUARY 1995 - REVISED MAY 1999

PCM (S-PQFP-G***)

PLASTIC QUAD FLATPACK

144 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-022
- D. The 144 PCM is identical to the 160 PCM except that four leads per corner are removed.



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DLP® Products	www.dlp.com	Broadband	www.ti.com/broadband
DSP	dsp.ti.com	Digital Control	www.ti.com/digitalcontrol
Clocks and Timers	www.ti.com/clocks	Medical	www.ti.com/medical
Interface	interface.ti.com	Military	www.ti.com/military
Logic	logic.ti.com	Optical Networking	www.ti.com/opticalnetwork
Power Mgmt	power.ti.com	Security	www.ti.com/security
Microcontrollers	microcontroller.ti.com	Telephony	www.ti.com/telephony
RFID	www.ti-rfid.com	Video & Imaging	www.ti.com/video
RF/IF and ZigBee® Solutions	www.ti.com/lprf	Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2009, Texas Instruments Incorporated