
SLA7042M

MICROSTEPPING, UNIPOLAR PWM, **HIGH-CURRENT MOTOR CONTROLLER/DRIVER**



ABSOLUTE MAXIMUM RATINGS at $T_A = +25^{\circ}C$

| Load Supply Voltage, V_{BB} 46 V |
|--|
| FET Output Voltage, V _{DS} 100 V |
| Control Supply Voltage, V _{DD} 7.0 V |
| Peak Output Current, |
| $I_{OUTM} (t_w \le 10 \ \mu s) \dots 5.0 \ A$ |
| Continuous Output Current, I _{OUT} 1.5 A |
| Input Voltage Range, |
| V_{IN} |
| Reference Voltage, V_{REF} V_{DD} |
| Package Power Dissipation, ${\rm P}_{\rm D}$. See Graph |
| Junction Temperature, T_J +150°C |
| Operating Temperature Range, |
| T _A 20°C to +85°C |
| Storage Temperature Range, |
| Т _{stg} 40°С to +150°С |

The SLA7042M is designed for high-efficiency and high-performance microstepping operation of 2-phase, unipolar stepper motors. Microstepping provides improved resolution without limiting step rates, and provides much smoother low-speed motor operation. An automated, innovative packaging technology combined with power NMOS FETs and monolithic CMOS logic/control circuitry advances power multi-chip modules (PMCMs™) toward the complete integration of motion control. Each half of this stepper motor controller/driver operates independently. The 4-bit shift registers are serially loaded with motor phase information and output current-ratio data (eight levels). The combination of user-selectable current-sensing resistor, linearly adjustable reference voltage, and digitally selected output current ratio provides users with a broad, variable range of of full, half, and microstepping motor control ($I_{OUT} \approx [V_{REF}/3 \bullet R_S] \bullet Current Ratio$).

The PMCM is rated for a maximum motor supply voltage of 46 V and utilizes advanced NMOS FETs for the high-current, high-voltage driver outputs. The avalanche-rated (≥100 V) FETs provide excellent ON resistance, improved body diodes, and very-fast switching. The multi-chip ratings and performance afford significant benefits and advantages for stepper drives when compared to the higher dissipation and slower switching speeds associated with bipolar transistors. Highly automated manufacturing techniques provide low-cost and exceptionally reliable PMCMs suitable for controlling and directly driving a broad range of 2-phase, unipolar stepper motors.

Complete applications information is given on the following pages. PWM current is regulated by appropriately choosing current-sensing resistors, a voltage reference, and digitally programmable current ratio. Inputs are compatible with 5 V logic and microprocessors.


BENEFITS AND FEATURES

- Cost-Effective, Multi-Chip Solution
- 'Turn-Key' Motion-Control Module
- Motor Operation to 1.5 A and 46 V
- 3rd Generation High-Voltage FETs
- 100 V, Avalanche-Rated NMOS
- Low r_{DS(on)} NMOS Outputs Advanced, Improved Body Diodes
- Microstepping Unipolar Drive
- High-Efficiency, High-Speed PWM
- Independent PWM Current Control (2-Phase)
- **Digitally Programmable PWM Current Control**
- Low Component-Count PWM Drive
- Low Internal-Power Dissipation
- Electrically Isolated Power Tab
 - Logic IC- and µP-Compatible Inputs
- Machine-Insertable Package

Always order by complete part number: SLA7042M




FUNCTIONAL BLOCK DIAGRAM



Note that channels A and B are electrically isolated.

ALLOWABLE PACKAGE POWER DISSIPATION





115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000 Copyright © 1995 Allegro MicroSystems, Inc.


DC ELECTRICAL CHARACTERISTICS at $T_A = +25^{\circ}C$, $V_{DD} = 5$ V unless otherwise noted.

| | | A | | Limits | | |
|-------------------------------|---------------------|--|---------------------|--------|------|-------|
| Characteristic Symbo | | Test Conditions | Min | Тур | Мах | Units |
| FET Leakage Current | I _{DSS} | V _{DS} = 100 V | — | _ | 4.0 | mA |
| FET ON Voltage | V _{DS(ON)} | I _{OUT} = 1.2 A | — | _ | 800 | mV |
| FET ON Resistance | r _{DS(on)} | I _{OUT} = 1.2 A | _ | | 0.67 | Ω |
| Body Diode Forward Voltage | V _{SD} | I _{OUT} = -1.2 A | — | — | 1.2 | V |
| Control Supply Voltage | V _{DD} | Operating | | 5.0 | 5.5 | V |
| Control Supply Current | I _{DD} | Each controller, $V_{DD} = 5.5 V$ | — | _ | 7.0 | mA |
| Logic Input Voltage | V _{IN(1)} | | 3.5 | — | — | V |
| | V _{IN(0)} | | — | _ | 1.5 | V |
| Logic Input Current | I _{IN(1)} | $V_{IN(1)} = V_{DD}$ | — | — | 1.0 | μΑ |
| | I _{IN(0)} | $V_{IN(0)} = 0$ | — | _ | -1.0 | μΑ |
| REF/ENABLE Input Voltage | $V_{REF/EN}$ | DATA, CLOCK, STROBE, and OUT Enabled | 0.4 | _ | 2.5 | V |
| | | DATA, CLOCK, STROBE, and OUT Disabled | V _{DD} - 1 | — | | V |
| REF/ENABLE Input Current | I _{REF/EN} | $0 \text{ V} \leq \text{V}_{\text{REF/EN}} \leq 5 \text{ V}$ | — | — | ±1.0 | μΑ |
| Step Reference | SRCR | DATA Input = 000X | _ | 0 | _ | % |
| Current Ratio | | DATA Input = 001X | _ | 20 | _ | % |
| | | DATA Input = 010X | _ | 40 | _ | % |
| | | DATA Input = 011X | _ | 55.5 | _ | % |
| First Bit Entered (X) = Phase | | DATA Input = 100X | _ | 71.4 | _ | % |
| Second Bit Entered = LSB | | DATA Input = 101X | _ | 83 | _ | % |
| Last Bit Entered = MSB | | DATA Input = 110X | — | 91 | _ | % |
| | | DATA Input = 111X | _ | 100 | _ | % |

NOTE: Negative current is defined as coming out of (sourcing) the specified device pin.

TYPICAL AC CHARACTERISTICS at T_A = +25°C, V_{DD} = 5 V, I_{OUT} = 1 A, Logic Levels are V_{DD} and Ground

| PWM OFF Time | | DATA Input = 001X | 7 μ s |
|---------------------------------|-----------------|-------------------|----------------------|
| | | DATA Input = 010X | 7 μ s |
| | | DATA Input = 011X | 9 μ s |
| | | DATA Input = 100X | 9 μ s |
| | | DATA Input = 101X | 9 μ s |
| | | DATA Input = 110X | 11 μ s |
| | | DATA Input = 101X | 11 μ s |
| Output RiseTime | t _r | 10% to 90% | 0.5 μs |
| Output Fall Time | t _f | 90% to 10% | 0.1 μs |
| Strobe-to-Output Switching Time | t _{pd} | 50% to 50% | 0.7 μs |



SERIAL PORT TIMING CONDITIONS (T_A = +25°C, Logic Levels are V_{DD} and Ground)

| A. Minimum Data Active Time Before Clock Falling Edge (Data Set-Up Time) | 150 ns |
|--|--------|
| B. Minimum Data Active Time After Clock Falling Edge (Data Hold Time) | 150 ns |
| C. Minimum Data Pulse Width | 350 ns |
| D. Minimum Clock Pulse Width | 350 ns |
| E. Minimum Time Between Clock and Strobe Falling Edges | 650 ns |
| F. Minimum Strobe Pulse Width | 500 ns |

APPLICATIONS INFORMATION

The SLA7042M module integrates two CMOS controller ICs and four NMOS FETs. Each half of the device operates independently, although the CLOCK inputs may be connected together and the STROBE inputs may be connected together. Pulling $V_{\text{REF/EN}}$ low (<2.5 V) allows the 4-bit shift registers to be serially loaded with motor phase and output currrent ratioing data.

The first bit selects the motor phase (logic high = Output A or B, logic low = Output A or B); the next three bits determine the motor current ratio (eight steps, 0% to 100%). The internal D/A converter, in conjunction with a current-sensing resistor and input reference voltage, completes the microstepping current control.

Pulling $V_{\text{REF/EN}}$ high (within 1 V of V_{DD}) resets the shift register and latches to turn the MOS drivers OFF and inhibits the serial DATA input.



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000

REGULATING THE PWM OUTPUT CURRENT

The output current (and motor coil current) waveform is illustrated in Figure 1. Setting the maximum PWM current trip point to meet the specified full-step running current for the motor, I_{OUT} max (DATA input = 111X = 100% ratio), requires only a current-sensing resistor, R_{s} , and an input reference voltage, $V_{REF/EN}$, between 0.4 V and 2.5 V.




FIGURE 1. PHASE A COIL CURRENT WAVEFORM

SERIAL DATA INPUT ENABLE

In a minimum-component application, a voltage divider provides $V_{\text{REF/EN}}$ and an npn transistor provides the required pull-down to enable the serial data input as shown in Figure 2.

$$V_{\text{OUT}} \max \approx \frac{R_2}{R_1 + R_2} \bullet \frac{V_b}{3 \bullet R_s}$$

µP STEPPER MOTOR CONTROL

Alternative REFERENCE/ENABLE input configurations provide for more complete motor control. A tri-state logic element and a voltage divider allows a fixed reference voltage, with both output disable and data enable functions. Complete μ P control is usually accomplished with a D/A converter as shown in Figure 3. Here, digital control provides an output disable (>V_{DD} - 1 V), V_{REF}, and V_{EN} (<2.5 V).




FIGURE 2. PWM CONTROL (RUN MODE)




FIGURE 3. COMPLETE CONTROL


SERIAL DATA INPUT

The serial DATA input port is enabled (active low) by the REFERENCE/ENABLE input. When $V_{\text{REF/EN}}$ is between 0.4 V and 2.5 V, information on the DATA input is read into the shift register on each high-to-low transition of the CLOCK.

There are four bits: the first bit entered controls the

motor phase — a high level-enables OUT_A or OUT_B , a low level enables $OUT_{\overline{A}}$ or $OUT_{\overline{B}}$. The next three bits set the step reference voltage ratio and PWM OFF time as shown in the Characteristics Tables — the least-significant bit first and the most-significant bit last.

Data written into the serial data port is latched and becomes active on a high-to-low transition at STROBE.







REFERENCE/ENABLE INPUT

The serial DATA input port is enabled (active low) by the REFERENCE/ENABLE input when $V_{REF/EN}$ is between 0.4 V and 2.5 V. With $V_{REF/EN}$ greater than V_{DD} - 1 V, the serial DATA input port is disabled, the outputs are OFF, and the controller/driver will not be affected by changes at the DATA, CLOCK, or STROBE inputs.

With $V_{\text{REF/EN}}$ between 0.4 V and 2.5 V, the output current limit is a linear function of V_{REF} and the step reference current ratio.

$$I_{OUT} \approx \frac{V_{REF}}{3 \cdot R_{s}} \cdot SRCR$$

In a typical application where V_{DD} = 5 V, a V_{REF/EN} between 0.4 V and 2.5 V, and a maximum allowable load current of 1.2 A, the maximum value of R_S is 0.69 Ω and I_{OUT}min is 0.11 A when SRCR is 100% (DATA input = 111X).

POWER DISSIPATION CALCULATIONS

The SLA7042M normally does not require special heat sinking except under unusual circumstances (two phases operating at 1.2 A and $T_A > 65^{\circ}C$). However, as with all power drivers, the basic constituents of power dissipation should be evaluated. Conduction losses (internal power dissipation) include:

- (a) FET output power dissipation $(I_{OUT}^2 \bullet r_{DS(on)} \text{ or } I_{OUT} \bullet V_{DS(ON)})$,
- $I_{OUT} \bullet V_{DS(ON)}),$ (b) FET body diode power dissipation (V $_{SD} \bullet I_{OUT}), \,$ and
- (c) control circuit power dissipation $(V_{DD} \bullet I_{DD})$.

PACKAGE RATINGS/DERATING FACTORS

Thermal calculations must also consider the temperature effects on the output FET ON resistance. The applicable thermal ratings for the 18-lead power-tab SIP PMCM package are:

 $R_{eJA} = 28^{\circ}C/W$ (junction to ambient with no heat sink) or 4.5 W at +25°C and a derating factor of -36 mW/°C for operation above +25°C.

 $R_{_{\theta,IM}} = 5^{\circ}C/W$ (junction to mounting surface).

TEMPERATURE EFFECTS ON FET r_{DS(on)}

Analyzing safe, reliable operation includes a concern for the relationship of NMOS ON resistance to junction temperature. Device package power calculations must include the increase in ON resistance (producing higher output ON voltages) caused by higher operating junction temperatures. Figure 5 provides a normalized ON resistance curve, and all thermal calculations should consider increases from the given +25°C limits, which may be caused by internal heating during normal operation.





FIGURE 5. NORMALIZED ON RESISTANCE vs TEMPERATURE

The power MOSFET outputs of this device are similar to the International Rectifier type IRL510. These devices feature an excellent combination of fast switching, ruggedized device design, low on-resistance, and cost effectiveness.



Dimensions in Inches (Based on 1" = 0.03937 mm)

Allegro MicroSystems, Inc. reserves the right to make, from time to time, such departures from the detail specifications as may be required to permit improvements in the design of its products. Components made under military approvals will be in accordance with the approval requirements.

The information included herein is believed to be accurate and reliable. However, Allegro MicroSystems, Inc. assumes no responsibility for its use; nor for any infringements of patents or other rights of third parties which may result from its use. Dwg. MK-002-18 mm

NOTES: 1. Exact body and lead configuration at vendor's option within limits shown.

2. Recommended mounting hardware torque: 4.34 - 5.79 lbf•ft (6 - 8 kgf•cm or 0.588 - 0.784 Nm).

The hatched area is exposed (electrically isolated) heat spreader.
Recommend use of metal-oxide-filled, alkyl-degenerated oil base, silicone grease (Dow Corning 340 or equivalent).



115 Northeast Cutoff, Box 15036 Worcester, Massachusetts 01615-0036 (508) 853-5000