

SG1524 SG2524 SG3524

REGULATING PULSE WIDTH MODULATORS

- COMPLETE PWM POWER CONTROL CIRCUI-TRY
- UNCOMMITTED OUTPUTS FOR SINGLE-EN-DED OR PUSH PULL APPLICATIONS
- LOW STANDBY CURRENT .. 8 mA TYPICAL
- OPERATION UP TO 300 KHz
- 1 % MAXIMUM TEMPERATURE VARIATION OF REFERENCE VOLTAGE

DESCRIPTION


The SG1524, SG2524, and SG3524 incorporate on a single monolithic chip all the function required for the construction of regulating power supplies inverters or switching regulators. They can also be used as the control element for high power-output applications. The SG1524 family was designed for switching regulators of either polarity. transformer-coupled dc-to-dc converters. transformerless voltage doublers and polarity converter applications employing fixed-frequency, pulse-width modulation

BLOCK DIAGRAM

techniques. The dual alternating outputs allows either single-ended or push-pull applications. Each device includes an on-ship reference, error amplifier, programmable oscillator, pulse-steering flipflop, two uncommitted output transistors, a highgain comparator, and current-limiting and shutdown circuitry.



DIP-16 SO16 J (Plastic -0.25- and Ceramic) ORDER CODES SG1524J - SG2524J - SG3524J (Ceramic) SG2524N - SG3524N (Plastic) SG2524P - SG3524P (SO-16J)




SG1524-SG2524-SG3524

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
VIN	Supply Voltage	40	V
I _C	Collector Ouptut Current	100	mA
R	Reference Output Current	50	mA
I _T	Current Through CT Terminal	- 5	mA
Ptot	Total Power Dissipation at Tamb = 70 °C	1000	mW
Tstg	Storage Temperature Range	- 65 to 150	°C
T _{op}	Operating Ambient Temperature Range SG1524 SG2524 SG3524	- 55 to 125 - 25 to 85 0 to 70	ပံုပံ

CONNECTION DIAGRAMS



THERMAL DATA

			Plastic DIP-16	Ceramic DIP-16	SO16J
R _{th j-amb} R _{th j-aluminia}	Themal Resistance Junction-ambient Themal Resistance Junction-aluminia	Max Max	80 °C/W	150 °C/W -	50 °C/W

Thermal resistance junction—alumina with the device soldered on the middle of an alumina supporting substrate measuring 15 x 20 mm; 0.65 mm thickness with infinite heatsink.



ELECTRICAL CHARACTERISTICS (unless otherwise stated , these specifications apply for $T_j = -55 \,\,^{\circ}$ C to+ 125 $\,^{\circ}$ C for the SG1524, $-25 \,\,^{\circ}$ C to + 85 $\,^{\circ}$ C for the SG2524, and 0 $\,^{\circ}$ C to + 70 $\,^{\circ}$ C for the SG3524, V_N = 20 V, and f = 20 KHz).

Symbol	Parameter	Test conditions		SG1524 SG2524			SG3524		
Symbol	Farameter	rest conditions	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit

REFERENCE SECTION

VREF	Output Voltage		4.8	5	5.2	4.6	5	5.4	V
ΔVREF	Line Regulation	V _{IN} = 8 to 40 V		10	20		10	30	mV
ΔVREF	Load Regulation	I _L = 0 to 20 mA		20	50		20	50	mV
	Ripple Rejection	f = 120 Hz, T _j = 25 °C		66			66		dB
	Short Circuit Current Limit	$V_{\text{REF}} = 0, T_j = 25 \text{ °C}$		100			100		mA
$\Delta V_{REF} / \Delta T$	Temp. Stability	Over Operating Temp. Range		0.3	1		0.3	1	%
ΔVREF	Long Term Stability	T ₁ = 125 °C, t = 1000 Hrs		20			20		mV

OSCILLATOR SECTION

fmax	Maximum Frequency	$C_T = 0.001 \ \mu\text{F}, R_T = 2 \ \text{k}\Omega$	300		300		kHz
	Initial Accuracy	RT and CT Constant	5		5		%
	Voltage Stability	V _{IN} = 8 to 40 V, T _j = 25 °C		1		1	%
$\Delta f / \Delta T$	Temperature Stability	Over Operating Temp. Range		2		2	%
	Output Amplitude	Pin 3, T ₁ = 25 °C	3.5		3.5		V
	Output Pulse Width	C _T = 0.01 μF, T _j = 25 °C	0.5		05		μs

ERROR AMPLIFIER SECTION

Vos	Input Offset Voltage	V _{CM} = 2.5 V		0.5	5		2	10	mV
I _b	Input Bias Current	V _{CM} = 2.5 V		2	10		2	10	μA
Gv	Open Loop Volt. Gain		72	80		60	80		dB
CMV	Common Mode Volt.	T, = 25 °C	1.8		3.4	1.8		3.4	V
CMR	Comm. Mode Rejec.	T, = 25 °C		70			70		dB
В	Small Signal Bandwidth	A _v = 0 dB, T _j = 25 °C		3			3		MHz
Vo	Output Voltage	T _j = 25 ℃	0.5		3.8	0.5		3.8	V

COMPARATOR SECTION

	Duty-cycle	% Each Output On	0		45	0		45	%
VIT	Input Threshold	Zero Duty-cycle		1			1		V
VIT	Input Threshold	Maximum Duty-cycle		3.5			3.5		V
Гb	Input Bias Current			1			1		μA



SG1524-SG2524-SG3524

ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test conditions	-	SG1524 SG2524		5	G352	4	Unit	
Cymbol	Taraneter	Test conditions	Min.	Typ.	Max.	Min.	Тур.	Max.		

CURRENT LIMITING SECTION

	Sense Voltage	Pin 9 = 2 V With Error Amplifier Set for Max. Out, Tj = 25 ℃	190	200	210	180	200	220	mV
	Sense Voltage T.C.			0.2			0.2		mV/°C
CMV	Common Mode Volt.		- 1		+ 1	- 1		+ 1	

OUTPUT SECTION (each output)

	Collector-emitter Volt.		40			40			V
	Collector Leackage Cur.	V _{CE} = 40 V		0.1	50		0.1	50	μА
	Saturation Voltage	l _c = 50 mA		1	2		1	2	V
	Emitter Out. Voltage	V _{IN} = 20 V	17	18		17	18		V
tr	Rise Time	$R_c = 2 \text{ K}\Omega, T_j = 25 \text{ °C}$		0.2			0.2		μs
t _f	Fall Time	$R_c = 2 \text{ K}\Omega, T_j = 25 \text{ °C}$		0.1			0.1		μs
I _q *	Total Standby Curr.	V _{IN} = 40 V		8	10		8	10	mA

(*) Excluding oscillator charging current, error and current limit dividers, and with outputs open.







Figure 2 : Oscillator Frequency vs. Timing Components.










Figure 3 : Output Dead Time vs. Timing Capacitance Value.

Figure 5 : Open Loop Test Circuit.







PRINCIPLES OF OPERATION

The SG1524 is a fixed-frequency pulse-with-modulation voltage regulator control circuit. The regulator operates at a frequency that is programmed by one timing resistor (R_T) and one timing capacitor (C_T). R_T established a constant charging current for C_T . This results in a linear voltage ramp at CT, which is fed to the comparator providing linear control of the output pulse width by the error amplifier. The SG1524 contains, an on-board 5 V regulator that serves as a reference as well as powering the SG1524's internal control circuitry and is also useful in supplying external support functions. This reference voltage is lowered externally by a resistor divider to provide a reference within the commonmode range of the error amplifier or an external reference may be used. The power supply output is sensed by a second resistor divider network to generale a feedback signal to error amplifier. The amplifier output voltage is then compared to the linear voltage ramp at C_T . The resulting modulated pulse out of the high-gain comparator is then steered to the appropriate output pass transistors (Q_A or Q_B) by the pulse-steering flip-flop, which is synchronously toggled by the oscillator output. The oscillator output pulse also serves as a blanking pulse to assure both output are never on simultaneously during the transition times. The width of the blanking pulse is controlled by the value of C_T . The outputs



SG1524-SG2524-SG3524

may be applied in a push-pull configuration in which their frequency is half that of the base oscillator, or paralleled for single-ended applications in which the frequency is equal to that of the oscillator. The output of the error amplifier shares a common input to the comparator with the current limiting and shut-

RECOMMENDED OPERATING CONDITIONS

Supply voltage VIN	8 to 40	V
Reference Output Current	0 to 20	mA
Current through CT Terminal	- 0.03 to - 2	mA

TYPICAL APPLICATIONS DATA

OSCILLATOR

The oscillator controls the frequency of the SG1524 and is programmed by R_T and C_T according to the approximate formula :

where R_T is in K Ω

Cτ is in μF f is in KHz

Pratical values of C_T fall between 0.001 and 0.1 μ F. Pratical values of R_T fall between 1.8 and 100 K Ω . This results in a frequency range typically from 120 Hz to 500 KHz.

BLANKING


The output pulse of the oscillator is used as a blanking pulse at the output. This pulse width is controlled by the value of CT. If small values of CT are required for frequency control, the oscillator output pulse width may still be increased by applying a shunt capacitance of up to 100 pF from pin 3 to ground. If still greater dead-time is required, it should be accomplished by limiting the maximum duty cy-

down circuitry and can be overridden by signals from either of these inputs. This common point is also available externally and may be employed to control the gain of, or to compensate, the error amplifier, or to provide additional control to the regulator.

Timing Resistor, RT	1.8 to 100	KΩ
Timing Capacitor, CT	0.001 to 0.1	μF

cle by clamping the output of the error amplifier. This can easily be done with the circuit below :





SYNCHRONOUS OPERATION

When an external clock is desired, a clock pulse of approximately 3 V can be applied directly to the oscillator ouptut terminal. The impedance to ground at this point is approximately 2 K Ω . In this configuration RT CT must be selected for a clock period slightly greater than that the external clock.

If two more SG1524 regulators are to be operated synchronously, all oscillator output terminals should be tied together, all CT terminals connected to a single timing capacitor, and the timing resistor connected to a single RT terminal. The other RT terminals can be left open or shorted to VREF. Minimum lead lengths should be used between the CT terminals.



Figure 7: Flyback Converter Circuit.




Figure 8: PUSH-PULL transformer-coupled circuit.

