SIEMENS

SDA 3202 1.3 GHz PLL with I²C Bus

- Low Current Consumption
- Message Transmission Via I²C Bus
- 4 Software-Controlled Outputs
- Cost-Effective and Space-Saving Design

a sector de la companya de la company

• Prescaler Output Frequency is Free from Interference Radiation

Pin Configuration	Pin Definitions			
	Pin	Symbol	Function	
Top View	1	PD	Input for Active Filter/Output for Charge Pump	
	2	Q1	Crystal	
	3	Q2	Crystal	
	4	SDA	Data I/O for I ² C Bus	
	5	SCL	Clock Input for I ² C Bus	
40 15	6	P7 ·	Port Output (Open Collector)	
5 C 14	7	P6	Port Output (Open Collector)	
6 6	8	P5	Port Output (Open Collector)	
70 112	9	P4	Port Output (Open Collector)	
80 511	10	P3	Port Output (Current Sink)	
90 510	11	P2	Port Output (Current Sink)	
	12	P1 1	Port Output (Current Sink)	
0100-12	13	P0	Port Output (Current Sink)	
	14	٧s	Supply Voltage	
	15	UHF/VHF	Signal Input	
	16	REF	Amplifier-Reference Input	
	17	GND	Ground	
L	18	VD	Output of Active Filter	

Combined with a VCO (tuner), the SDA 3203 comprises a digital programmable phase-locked loop for television devices designed to use the PLL frequency synthesis tuning principle.

The PLL provides a cyrstal-stable frequency for tuner oscillators between 16 ... 1300 MHz in the 62.5 KHz raster. By including an external prescaler 1/2, the component can also be used for synthesizing applications of up to 2.4 GHz (e.g. satellite receivers). As a result, the resolution is doubled to 125 KHz. The tuning process is controlled via an I²C bus by the microprocessor.

© Siemens Components, Inc.

.

7-42



7-43

7

1

Circuit Description

Tuning Section (refer to block diagram)

1210

- UHF/VHF The tuner signal is capacitively coupled at the UHF/VHF input and subsequently amplified.
- REF The reference input REF should be disabled by a capacitor of low series inducabled by a capacitor of low series induc-tance. The amplified signal passes through an asynchronous divider with a fixed ratio of P = 8 and an adjustable divider N = 256...32767. Subsequent to this process, the signal is compared in a digital frequency phase detector with a reference frequency fREF = 7.8125 kHz.
- Q1. Q2 This frequency has been derived from a 4 MHz crystal oscillator (pin Q1, Q2) by dividing its output signal by Q = 512.

The phase detector includes two outputs UP and DOWN which control the two current sources I+ and I- of a charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the current source I + will pulsate for the duration of the phase difference. However, during the reversed sequence of the negative edges, the current source |- will begin to pulsate.

PD, VD

If both signals are in phase, the charge pump output PD changes into the high impedance state (PLL in lock). An active low pass filter (internal amplifier, external output transistor at VD, and RC combination) integrates the current pulses as the tuning voltage for the VCO.

With the control bit 5 I the pump current can be switched between two values per software. Through this switch-over, the control characteristics of the PLL during lock-in can be changed, i.e. varying tuner characteristics in the various TV bands can be adjusted.

P0...P3 The software-controllable outputs P0, P1, P2 and P3 can drive external PNP transistors (internal current limit) which operate as band selection switch.

P4...P7 The open collector outputs P4, P5, P6, P7 can be used for a variety of different applications.

 $\sim \sim V$

I²C Bus interface

SCL, SDA An asynchronous bidirectional data bus is used for data transfer between the processor and the PLL. As a rule, the clock pulse is supplied by the processor (input SCL), while pin SDA operates as input or output depending on the direction of data flow (open collector, external pull-up resistor).

> The data from the processor pass through an I²C bus control. Depending on their function, the data are subsequently filed in registers (latch 0-3). If the bus is free, both lines will be in the marking state (SDA, SCL are HIGH). Each tele- begins with the start conditions of SDA returning into Low, while SCL remains in High. All additional information transfer takes place during SCL = Low and the data is forwarded to the control with the positive clock edge. However, if SDA returns to High, while SCL is in High, the message is ended since the PLL acknowledges a stop condition.

For the following, also refer to table "Logic allocation"

All messages are transmitted byte-bybyte, followed by a 9. clock pulse, while the control returns the SDA line to Low (acknowledge conditions). The first byte is comprised of 7 address bits. These are used by the processor to select the PLL from several peripheral components (chip-select). The 8. bit is always Low.

In the data portion of the message the 1. bit of the 1. or 3. data byte determines whether a divider ratio or a control information is to follow. In each case, the 2. byte of the same data type or a stop condition has to follow the 1. byte.

When the supply voltage is injected, a V_S, GND Power on Reset circuit prevents the PLL from setting the SDA line at Low which would disable the bus.

7-44

Absolute Maximum Ratings*

Supply Voltage (VS)0.3V to 6V
Output PD (V1)0.3V to VS
Crystal Q1 (V ₂)0.3V to V _S
Crystal Q2 (V3)0.3V to Vs
Bus Input/Output SDA (V ₄)0.3V to V _S
Bus Input SCL (V5)0.3V to Vs
Port Output P7 (V ₆)0.3V to + 16V
Port Output P6 (V7)0.3V to + 16V
Port Output P5 (V8)0.3V to +16V
Port Output P4 (V ₉) 0.3V to + 16V
Port Output P3 (V ₁₀)0.3V to +16V
Port Output P2 (V11)0.3V to + 16V
Port Output P1 (V12)0.3V to + 16V
Port Output P0 (V13)0.3V to +16V
Signal Input UHF/VHF (V ₁₅) $\dots -0.3V$ to +2.5V
Reference Input REF (V ₁₆) $\dots -0.3$ V to +2.5V
Output Active Filter VD (V18)0.3V to VS
Bus Output SDA (I _{4L}) Open Collector
Port Output P7 (I _{6L}) Open Collector
Port Output P6 (I _{7L}) Open Collector

Characteristics $V_S = 5V$; $T_A = 25^{\circ}C$

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

 $\begin{array}{l} \mbox{Port Output P5 (I_{BL})} \\ \mbox{Open Collector} & -1 \mbox{ mA to } +5 \mbox{ mA} \\ \mbox{Port Output P4 (I_{BL})} \\ \mbox{Open Collector} & -1 \mbox{ mA to } +5 \mbox{ mA} \\ \mbox{Junction Temperature (T_j)} & 125^{\circ}\mbox{C} \\ \mbox{Storage Temperature} \\ \mbox{ Range (T_{stg})} & -40^{\circ}\mbox{C to } +125^{\circ}\mbox{C} \\ \end{array}$

Thermal Resistance System-Air (R_{th SA})80 K/W

Operating Range

Supply Voltage (V _S)	4.5V to 5.5V
Ambient Temperature (T _A)	0°C to 85°C
Input Frequency (f ₁₅)	16 MHz to 1300 MHz
Crystal Frequency (f2, 3)	4 MHz
Divider Factor (N)	

Parameter	Symbol	Test Circuit	Limits			Unite
			Min	Тур	Max	
Current Consumption	Is	1	35	55	75	mA
Crystal Frequency Series Capacitance 18 pF	f2, 3*	_ 1			4	MHz
Input Sensitivity UHF/VHF	•		•			• • • • • •
f ₁₅ = 80 500 MHz	a ₁₅	2	-27/10		3/315	dBm/*
f ₁₅ = 500 1000 MHz	a ₁₅	2	-24/14		3/315	dBm/*
f ₁₅ = 1200 MHz	a ₁₅	2	- 15/40		3/315	dBm/*
Band Selection Outputs P0P	3 (current sink	s with intern	al resistance F	$R_{i} = 12 k_{i}$	Ω)	
Leakage Current, $V_{13H} = 13.5V$	1 _{13H}	3			10	μA
Sink Current, V _{13H} = 12V	1 _{13L}	3	0.7	1	1.5	mA
Port Outputs P4 P7 (switch wit	h open collec	tor)				
Leakage Current, V _{9H} = 13.5V	l _{9H}	4			10	μA
Residual Voltage, I _{9L} = 1.7 mA	V9L	4			0.3	V

*Listed as mV_{rms} with 50Ω

7-45

Parameter	Symbol	Test Circuit	Limits			linite
			Min	Тур	Max	
Phase Detector Output PD (\	/s = 5V)					
Charge Pump Current $5 = High; V_1 = 2V$	I _{1H}	5	±90	± 220	±300	μΑ
Charge Pump Current $51 = Low; V_1 = 2V$	іін	5	±22	±50	±75	μΑ
Output Voltage Locked	VIL	5	1.5		2.5	v
Active Filter Output VD (Test	modus T0 =	t, PD = Trista	te)			
Output Current V ₁₈ = 0.8V; $I_{14} = 90 \mu A$	I ₁₈	5	500			μA
Output Voltage, V _{1L} = 0V	V ₁₈	5			100	mV
Bus Inputs SCL, SDA						
Input Voltage	V _{5H} V _{5L}	6	3		5.5 1.5	v v
Input Current $V_{5H} = V_S$ $V_{5L} = 0V$	I _{5L} I _{5L}	- 6 - 6		л — т	50 100	μΑ μΑ
Output SDA (open collector)						
Output Voltage $V_{4H} = 5.5V$ $I_{4L} = 2 \text{ mA}$	V4H V4L	6 6			12 0.4	V V
Edges SCL, SDA		r				
Rise Time	t _R	6			15	μs
Fall Time	tr	6			15	μS
Shift Register Clock Pulse S	CL					
Frequency	f5	6	0		100	KHz
H-Pulse Width	t ₅ HIGH	6	4			μs
L-Pulse Width	ts LOW	6	4			μs
Start	· · ·					
Set-Up Time	^t susta	6	4			μs
Hold Time	t _{HDSTA}	6	4			μs
Stop		· · · · · · · · · · · · · · · · · · ·				
Set-Up Time	tsusto	6	4			μs
Bus Free Time	tBUF	6	4			μs
Data Transfer						
Set-Up Time	tSUDAT	6	0.3			μs
Hold Time	UNDAT	6	0			μs

.

and the second second

7-46



Measurement Circuit 2

per cente





Measurement Circuit 3





7-47

7



and the product of th

Measurement Circuit 6a

 Alto estate a secondaria de la completación de la





7-48



Computation for Loop Filter

 $R, C_1 = Loop filter$

Example for Channel 47

P = 8; N = 11520; I_p = 100 μ A; K_{VCO} = 18.7 MHz/V; R = 22 kΩ; C₁ = 180 nF; ω_R = 336 Hz; f_n = 54 Hz; ζ = 0.67

Standard dimensioning: $C_2 = C_{1/5}$

7

1.0.3

7-49

5 (State 19)

Description of Function, Application and Circuit Logic Allocation MSB A = Acknowledge Address byte 1 1 0 0 0 0 1 0 A Prog. divider 0 n14 n13 n12 n11 n10 n9 n8 Α byte 1 Prog. divider n7 n6 n5 n4 n3 n2 n1 n0 A byte 2 Control info 1 то 51 ТÍ 1 1 1 0 A byte 1 P7 Control info P6 P5 P4 P3 P2 **P1** P0 Α byte 2

and the second state of the se

Divider ratio:

$$\begin{split} \mathsf{N} = & 16384 \times \mathsf{n}14 + 8192 \times \mathsf{n}13 + 4096 \times \mathsf{n}12 + 2048 \times \mathsf{n}11 + 1024 \times \mathsf{n}10 + 512 \times \mathsf{n}9 + 256 \times \mathsf{n}8 \\ & + 128 \times \mathsf{n}7 + 64 \times \mathsf{n}6 + 32 \times \mathsf{n}5 + 16 \times \mathsf{n}4 + 8 \times \mathsf{n}3 + 4 \times \mathsf{n}2 + 2 \times \mathsf{n}1 + \mathsf{n}0 \end{split}$$

Band selection:

P3...P0 = 1 Current sink is active

Port outputs:

P7...P4 = 1 Open collector output is active

Switch-over of pump current:

5I = 1 High current

Test Mode:

T1,T0 = 0,0 Normal operation T1 = 1 P6 = f_{BEF} ; P7 = Cy

T0 = 1 Tristate charge pump

7-50

T.

ż.



Ordering Information

Туре	Ordering Code	Package		
SDA 3202	Q67000-Y904	P-DIP 18		