## SIEMENS

## SDA 3202 <br> 1.3 GHz PLL with I2C Bus

- Low Current Consumption
- Message Transmission Via ${ }^{2} \mathrm{C}$ Bus
- 4 Software-Controlled Outputs
- Cost-Effective and Space-Saving Design
- Prescaler Output Frequency is Free from Interference Radiation


Combined with a VCO (tuner), the SDA 3203 comprises a digital programmable phase-locked loop for television devices designed to use the PLL frequency synthesis tuning principle.

The PLL provides a cyrstal-stable frequency for tuner oscillators between $16 \ldots 1300 \mathrm{MHz}$ in the 62.5 KHz raster. By including an external prescaler $1 / 2$, the component can also be used for synthesizing applications of up to 2.4 GHz (e.g. satellite receivers). As a result, the resolution is doubled to 125 KHz . The tuning process is controlled via an ${ }^{12} \mathrm{C}$ bus by the microprocessor.

Block Diagram


Circuit Description
Tuning Section (refer to block diagram)
UHF/VHF The tuner signal is capacitively coupled
at the UHF/VHF input and subsequently amplified.
REF The reference input REF should be disabled by a capacitor of low series inductance. The amplified signal passes through an asynchronous divider with a fixed ratio of $P=8$ and an adjustable divider $N=256$... 32767 . Subsequent to this process, the signal is compared in a digital frequency phase detector with a reference frequency $f_{\text {REF }}=7.8125 \mathrm{kHz}$.
Q1, Q2 This frequency has been derived from a 4 MHz crystal oscillator (pin Q1, Q2) by dividing its output signal by $\mathrm{Q}=512$.
The phase detector includes two outputs UP and DOWN which control the two current sources $1+$ and 1 - of a charge pump. If the negative edge of the divided VCO signal appears prior to the negative edge of the reference signal, the current source I+ will pulsate for the duration of the phase difference. However, during the reversed sequence of the negative edges, the current source 1-will begin to pulsate.
$P D, V_{D} \quad$ If both signals are in phase, the charge pump output PD changes into the high impedance state (PLL in lock). An active low pass filter (internal amplifier, external output transistor at $V_{D}$, and RC combination) integrates the current pulses as the tuning voltage for the VCO.
With the control bit 5 I the pump current can be switched between two values per software. Through this switch-over, the control characteristics of the PLL during lock-in can be changed, i.e. varying tuner characteristics in the various TV bands can be adjusted.
PO... P3 The software-controllable outputs P0, P1, P2 and P3 can drive external PNP transistors (internal current limit) which operate as band selection switch.

P4... P7 The open collector outputs P4, P5, P6, P7 can be used for a variety of different applications.

## I2C Bus interface

SCL, SDA An asynchronous bidirectional data bus is used for data transfer between the processor and the PLL. As a rule, the clock pulse is supplied by the processor (input SCL), while pin SDA operates as input or output depending on the direction of data flow (open collector, external pull-up resistor).
The data from the processor pass through an $1^{2} \mathrm{C}$ bus control. Depending on their function, the data are subsequently filed in registers (latch $0-3$ ). If the bus is free, both lines will be in the marking state (SDA, SCL are HIGH). Each tele-begins with the start conditions of SDA returning into Low, while SCL remains in High. All additional information transfer takes place during SCL $=$ Low and the data is forwarded to the control with the positive clock edge. However, if SDA returns to High, while SCL is in High, the message is ended since the PLL acknowledges a stop condition.
For the following, also refer to table "Logic allocation".
All messages are transmitted byte-bybyte, followed by a 9. clock pulse, while the control returns the SDA line to Low (acknowledge conditions). The first byte is comprised of 7 address bits. These are used by the processor to select the PLL from several peripheral components (chip-select). The 8. bit is always Low.
In the data portion of the message the 1. bit of the 1. or 3. data byte determines whether a divider ratio or a control information is to follow. In each case, the 2. byte of the same data type or a stop condition has to follow the 1. byte.
$V_{S}$, GND When the supply voltage is injected, a Power on Reset circuit prevents the PLL from setting the SDA line at Low which would disable the bus.

| Absolute Maximum Ratings* |  |
| :---: | :---: |
| Supply Voltage ( $\mathrm{V}_{\mathrm{S}}$ ) | 0.3 V to 6 V |
| Output PD ( $\checkmark_{1}$ ) | -0.3 V to $\mathrm{V}_{3}$ |
| Crystal Q1 ( $\mathrm{V}_{2}$ ) | -0.3 V to $\mathrm{V}_{\mathrm{S}}$ |
| Crystal Q2 ( $\mathrm{V}_{3}$ ) | -0.3 V to $\mathrm{V}_{\mathrm{S}}$ |
| Bus Input/Output SDA ( $\mathbf{V}_{4}$ ) | - 0.3 V to $\mathrm{V}_{\mathrm{S}}$ |
| Bus Input SCL ( $V_{5}$ ) | -0.3 V to $\mathrm{V}_{\mathrm{S}}$ |
| Port Output P7 ( $\mathrm{V}_{6}$ ) | -0.3 V to +16 V |
| Port Output P6 ( $\mathrm{V}_{7}$ ) | -0.3 V to +16 V |
| Port Output P5 (V8) | -0.3 V to +16 V |
| Port Output P4 ( $\mathrm{V}_{9}$ ) | -0.3 V to +16 V |
| Port Output P3 ( $\mathrm{V}_{10}$ ) | -0.3 V to +16 V |
| Port Output P2 ( $\mathrm{V}_{11}$ ) | -0.3 V to +16 V |
| Port Output P1 ( $V_{12}$ ) | -0.3 V to +16 V |
| Port Output P0 ( $V_{13}$ ) | -0.3 V to +16 V |
| Signal Input UHF/VHF ( ${ }_{15}$ ) | -0.3V to +2.5 V |
| Reference Input REF ( $V_{16}$ ) | $-0.3 V$ to +2.5 V |
| Output Active Filter $\mathrm{V}_{\mathrm{D}}\left(\mathrm{V}_{18}\right)$ | -0.3V to VS |
| Bus Output SDA (14L) Open Collector ... | $-1 \mathrm{~mA} \text { to }+5 \mathrm{~mA}$ |
| Open Collector ............... -1 mA to +5 mA |  |
| Port Output P6 (17) Open Collector | $-1 \mathrm{~mA} \text { to }+5 \mathrm{~mA}$ |

*Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Port Output P5 ( $\mathrm{l}_{8 \mathrm{~L}}$ )
Open Collector ................ -1 mA to +5 mA
Port Output P4 (l9L)
Open Collector ................ 1 mA to +5 mA
Junction Temperature ( $\mathrm{T}_{\mathrm{j}}$ ) . . . . . . . . . . . . . . . . . . . $125^{\circ} \mathrm{C}$
Storage Temperature
Range ( $\mathrm{T}_{\text {stg }}$ ) . . . . . . . . . . . . . . . . $-40^{\circ} \mathrm{C}$ to $+125^{\circ} \mathrm{C}$
Thermal Resistance
System-Air ( $\mathbf{R}_{\mathrm{th}} \mathbf{S A}$ ) . . . . . . . . . . . . . . . . . . . . $80 \mathrm{~K} / \mathrm{W}$

## Operating Range

Supply Voltage (VS) . . . . . . . . . . . . . . . . . . 4.5V to 5.5 V
Ambient Temperature ( $\mathrm{T}_{\mathrm{A}}$ ) . . . . . . . . . . . . $0^{\circ} \mathrm{C}$ to $85^{\circ} \mathrm{C}$ Input Frequency ( $\mathbf{f}_{15}$ ) . . . . . . . . . $16 \mathbf{M H z}$ to 1300 MHz
Crystal Frequency ( $\mathrm{f}_{2,3}$ ) . . . . . . . . . . . . . . . . . . . 4 MHz
Divider Factor (N) . . . . . . . . . . . . . . . . . . . 256 to 32767

Characteristics $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V} ; \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$

| Parameter | Symbol | Test CIrcult | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Current Consumption | Is | 1 | 35 | 55 | 75 | mA |
| Crystal Frequency <br> Series Capacitance 18 pF | $\mathrm{f}_{2,3}{ }^{\text {* }}$ | 1 |  |  | 4 | MHz |
| Input Sensitivity UHF/VHF |  |  |  |  |  |  |
| $\mathrm{f}_{15}=80 \ldots 500 \mathrm{MHz}$ | $a_{15}$ | 2 | -27/10 |  | 3/315 | dBm/* |
| $\mathrm{f}_{15}=500 \ldots 1000 \mathrm{MHz}$ | $\mathrm{a}_{15}$ | 2 | -24/14 |  | 3/315 | dBm/* |
| $\mathrm{f}_{15}=1200 \mathrm{MHz}$ | $\mathrm{a}_{15}$ | 2 | -15/40 |  | 3/315 | dBm/* |
| Band Selection Outputs PO... P3 (current sinks with internal resistance $\mathrm{R}_{\mathrm{i}}=12 \mathrm{kS}$ ) |  |  |  |  |  |  |
| Leakage Current, $\mathrm{V}_{13 \mathrm{H}}=13.5 \mathrm{~V}$ | $\mathrm{I}_{13 \mathrm{H}}$ | 3 |  |  | 10 | $\mu \mathrm{A}$ |
| Sink Current, $\mathrm{V}_{13 \mathrm{H}}=12 \mathrm{~V}$ | 113 L | 3 | 0.7 | 1 | 1.5 | mA |
| Port Outputs P4 . . . P7 (switch with open collector) |  |  |  |  |  |  |
| Leakage Current, $\mathrm{V}_{9 \mathrm{H}}=13.5 \mathrm{~V}$ | $\mathrm{lgH}^{\text {H }}$ | 4 |  |  | 10 | $\mu \mathrm{A}$ |
| Residual Voltage, $\mathrm{l}_{9 \mathrm{~L}}=1.7 \mathrm{~mA}$ | $\mathrm{V}_{9}$ L | 4 |  |  | 0.3 | V |

Characteristics $\mathrm{V}_{\mathrm{S}}=5 \mathrm{~V}_{;} \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Continued)

| Parameter | Symbol | Test CIrcult | Limits |  |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Typ | Max |  |
| Phase Detector Output PD ( $\left.\mathrm{V}_{\mathbf{S}}=5 \mathrm{~V}\right)$ |  |  |  |  |  |  |
| Charge Pump Current $5 \mathrm{I}=\mathrm{High} ; \mathrm{V}_{1}=2 \mathrm{~V}$ | $\mathrm{I}_{1 \mathrm{H}}$ | 5 | $\pm 90$ | $\pm 220$ | $\pm 300$ | $\mu \mathrm{A}$ |
| Charge Pump Current $51=\text { Low; } V_{1}=2 V$ | $I_{1 H}$ | 5 | $\pm 22$ | $\pm 50$ | $\pm 75$ | $\mu \mathrm{A}$ |
| Output Voltage Locked | $\mathrm{V}_{\mathrm{IL}}$ | 5 | 1.5 |  | 2.5 | V |
| Active Filter Output $\mathrm{V}_{\mathrm{D}}$ (Test modus TO $=1, \mathrm{PD}=$ Tristate) |  |  |  |  |  |  |
| Output Current $V_{18}=0.8 V ; l_{14}=90 \mu \mathrm{~A}$ | 18 | 5 | 500 |  |  | $\mu \mathrm{A}$ |
| Output Voltage, $\mathrm{V}_{11}=0 \mathrm{~V}$ | $\mathrm{V}_{18}$ | 5 |  |  | 100 | mV |
| Bus Inpute SCL, SDA |  |  |  |  |  |  |
| Input Voltage | $\begin{aligned} & V_{5 H} \\ & V_{5 L} \end{aligned}$ | 6 | 3 |  | $\begin{array}{r} 5.5 \\ 1.5 \\ \hline \end{array}$ | $\begin{aligned} & v \\ & v \end{aligned}$ |
| $\begin{gathered} \text { input Current } \\ V_{5 H}=V_{S} \\ V_{5 L}=0 V \end{gathered}$ | $\begin{aligned} & I_{5 L} \\ & I_{5 L} \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ |  |  | $\begin{gathered} 50 \\ -100 \end{gathered}$ | $\mu A$ <br> $\mu \mathrm{A}$ |
| Output SDA (open collector) |  |  |  |  |  |  |
| Output Voltage $\begin{aligned} & V_{4 H}=5.5 \mathrm{~V} \\ & \mathrm{l}_{4 \mathrm{~L}}=2 \mathrm{~mA} \end{aligned}$ | $\begin{aligned} & V_{4 H} \\ & V_{4 L} \end{aligned}$ | $\begin{aligned} & 6 \\ & 6 \end{aligned}$ |  |  | $\begin{aligned} & 12 \\ & 0.4 \end{aligned}$ | $\begin{aligned} & \mathbf{v} \\ & \mathbf{v} \end{aligned}$ |
| Edges SCL, SDA |  |  |  |  |  |  |
| Rise Time | $t_{\text {R }}$ | 6 |  |  | 15 | $\mu \mathrm{s}$ |
| Fall Time | ${ }_{\text {t }}$ | 6 |  |  | 15 | $\mu \mathrm{s}$ |
| Shift Reglater Clock Pulse SCL |  |  |  |  |  |  |
| Frequency | $\mathrm{f}_{5}$ | 6 | 0 |  | 100 | KHz |
| H-Pulse Width | $\mathrm{t}_{5} \mathrm{HIGH}$ | 6 | 4 |  |  | $\mu s$ |
| L-Pulse Width | $\mathrm{t}_{5}$ LOW | 6 | 4 |  |  | $\mu \mathrm{s}$ |
| Start |  |  |  |  |  |  |
| Set-Up Time | tsusta | 6 | 4 |  |  | $\mu s$ |
| Hold Time | thDSTA | 6 | 4 |  |  | $\mu \mathrm{s}$ |
| Stop |  |  |  |  |  |  |
| Set-Up Time | tsusto | 6 | 4 |  |  | $\mu \mathrm{s}$ |
| Bus Free Time | tBuF | 6 | 4 |  |  | $\mu \mathrm{s}$ |
| Data Transfer |  |  |  |  |  |  |
| Set-Up Time | tsudat | 6 | 0.3 |  |  | $\mu \mathrm{S}$ |
| Hold Time | YTDDAT | 6 | 0 |  |  | $\mu \mathrm{s}$ |

## Measurement Circult 1



## Measurement Circult 2

## Calibration of Signal Generator



0100-3
Measurement of Input Sensitivity


Test mode: $\mathrm{T} 1=$ High

* no cable


## Measurement Circult 3



Measurement Circuit 4


## Measurement Circuit 5



0100-7

## Measurement Circuit 6a



Measurement Circult 6b



## Computation for Loop Filter

Loop bandwidth: $\omega_{R}=\sqrt{\frac{I_{p} \times K_{V C O}}{C_{1} \times P \times N}}$
Attenuation: $\quad \zeta=0.5 \times \omega_{R} \times R \times C_{1}$
P = Prescaler
$N=$ Progr. divider
$l_{p}=$ Pump current
Kvco $=$ Tuner stope
$\mathrm{R}, \mathrm{C}_{1}=$ Loop filter

Example for Channel 47
$P=8 ; N=11520 ; I_{p}=100 \mu A ;$
$K_{V C O}=18.7 \mathrm{MHz} / \mathrm{V} ; \mathrm{R}=22 \mathrm{k} \Omega$;
$\mathrm{C}_{1}=180 \mathrm{nF} ; \omega_{\mathrm{R}}=336 \mathrm{~Hz} ;$
$f_{n}=54 \mathrm{~Hz} ; \boldsymbol{t}=0.67$
Standard dimensioning: $\mathrm{C}_{2}=\mathrm{C}_{1 / 5}$

## Description of Function, Application and Circuit

## Logic Allocation



Divider ratio:
$N=16384 \times n 14+8192 \times n 13+4096 \times n 12+2048 \times n 11+1024 \times n 10+512 \times n 9+256 \times n 8$ $+128 \times n 7+64 \times n 6+32 \times n 5+16 \times n 4+8 \times n 3+4 \times n 2+2 \times n 1+n 0$

Band selection:
P3 . . . PO $=1$ Current sink is active
Port outputs:
P7 . . P4 $=1 \quad$ Open collector output is active
Switch-over of pump current:

| 51 | $=1$ | High current |
| :--- | :--- | :--- |
| Test Mode: |  |  |
| T1,T0 | $=0,0$ | Normal operation |
| T1 | $=1$ | P6 $=\mathrm{f}_{\text {REF }} ;$ P7 $=$ Cy |
| T0 | $=1$ | Tristate charge pump |



## Ordering Information

| Type | Ordering Code | Package |
| :---: | :---: | :---: |
| SDA 3202 | O67000-Y904 | P-DIP 18 |

