| Type | Ordering code | Package |
| :--- | :--- | :--- |
| SDA 2010 | Q67120-C74 | DIP 40 |

## Features

- 8-bit CPU, ROM, RAM, I/O
in a DIP 40 package
- 4 analog outputs with 6 bit resolution
- 30 digital I/O lines
two serial interfaces
two 8-bit interfaces
two 4-bit interfaces
two test inputs
- 2 Kbyte ROM
- 64 byte RAM
- $7.5 \mu \mathrm{~s}$ cycle time at 4 MHz crystal frequency - 1 or 2 cycles per instruction
- Zero passage detector
- Interface for modulated digital signal
- Interval timer/counter
- 5 V supply voltage
- SAB 8048 instruction subset


## Circuit description ${ }^{1 /}$

The SDA 2010 stresses application-specific control functions surpassing the former purely numeric computation performance. As a result, the use of additional hardware could be reduced and software operations have been simplified, optimizing cost savings during the developmental and production stages. Although the SDA 2010 was designed for electronic entertainment devices, it is equally suitable for mass-produced applications requiring highly economic components.
The SDA 2010 includes a 2 Kbyte program memory (ROM), a 64 byte data memory (RAM) and four 6-bit D/A converters. The 30 digital I/O lines are comprised of two 4 and 8-bit ports each, two test inputs and 2 serial interfaces consisting of one data and one clock line each. Test input T0 processes signals modulated with approx. 30 kHz and is equipped with a digital demodulator, which derives the envelope curve from the modulated digital signal. Since the digital demodulator forwards an unmodulated signal without changing it, test input TO can also function as a normal digital input during operations with standard $\mathrm{H} / \mathrm{L}$ levels. Test input T1 includes a zero passage detector and can also serve as a normal digital input. The SDA 2010 is equipped with its own oscillator and timer/counter.

[^0]78

-     - ■ ■ ITII

This Material Copyrighted By Its Respective Manufacturer

The instruction set includes 65 instructions (1-2 bytes), which can be processed in max. 2 cycles. Numerical problems can be processed in either binary or BCD arithmetic modes. The large number of available bit-handling instructions increases the efficiency of the controller functions.
Program development and system testing for the SDA 2010 are carried out on the SME development system in conjunction with the SDA 2010 emulator board EMB U2. The EMB U2 emulator consists of one 2 K EPROM (SAB 2716) as well as a 40 pin socket which is used to insert an SAB 8035 type microprocessor or an ICE 48 plug. In addition, the EMB U2 contains all the necessary hardware to simulate the four analog outputs and the serial and parallel interfaces of the SDA 2010. A 40 wire cable is used to connect the U2 emulator with the user system.
A version without the ROM (SDA 3010) is available for in-house software development on an SME system.

## Maximum ratings

Supply voltage range
Voltage between any pin and ground
Total power dissipation
Storage temperature range
Operating range
Supply voltage
Ambient temperature

|  | -0.5 to 7 | $V$ |
| :--- | :--- | :--- |
| $V C C$ | -0.5 to 7 | $V$ |
| $V$ | 1 | $W$ |
| $P_{\text {tot }}$ | -40 to 125 | ${ }^{\circ} \mathrm{C}$ |
| $T_{\text {stg }}$ |  |  |
|  |  |  |
| $V_{\mathrm{CC}}$ | $5 \pm 10 \%$ | $V$ |
| $T_{\mathrm{A}}$ | 0 to 70 | ${ }^{\circ} \mathrm{C}$ |

## DC characteristics

$T_{\mathrm{A}}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{\mathrm{cc}}=5 \mathrm{~V} \pm 10 \% ; V_{\mathrm{ss}}=0 \mathrm{~V}$

Linput voltage
H input voltage
H input voltage
H input voltage
L output voltage
L output voltage
Loutput voltage
H output voltage
H output voltage
Houtput voltage
H input current
L input current
Input voltage at T1
Zero passage detector current consumption
(Ports, SSO, SS 1 , RESET, T0, T1, X1)
(Ports, SSO, SS1)
$V_{c c}=5.0 \mathrm{~V} \pm 10 \%$ (Ports, SSO, SS 1 )
$V_{C C}=6.0 \mathrm{~V} \pm 0.5 \mathrm{~V}$
(RESET, X1, T0, T1)
(Ports, ALE)
$I_{\mathrm{aL}}=1.6 \mathrm{~mA}$
(SSO, SS1, SCPO, SCP1)
$I_{\mathrm{qL}}=4 \mathrm{~mA}$
(A00-A03)
$I_{\mathrm{qL}}=4 \mathrm{~mA}$
(Ports, ALE)
$I_{\mathrm{qH}}=50 \mu \mathrm{~A}$
(SSO, SS 1, SCP 1 )
$I_{\mathrm{qH}}=150 \mu \mathrm{~A}$
(A00-A03)
$I_{\mathrm{aH}}=4 \mathrm{~mA}$
(TO, T1)
$V_{1 H}=V_{C C}$
(Ports, SSO, SS 1 )
$V_{i L}=0.45 \mathrm{~V}$
( $C_{1}=1 \mu \mathrm{~F}$ ) (peak-to-peak)

|  | min | max |  |
| :---: | :---: | :---: | :---: |
| $V_{\text {iL }}$ | -0.5 | 0.8 | V |
| $V_{\text {iH }}$ | 2.0 | $V_{\text {cc }}$ | V |
| $V_{\text {iH1 }}$ | 2.4 | $V_{C c}$ | V |
| $\begin{aligned} & V_{i H 2} \\ & V_{\mathrm{GL}} \end{aligned}$ | 3.5 | $\begin{aligned} & V_{\mathrm{CG}} \\ & 0.45 \end{aligned}$ | V |
| $V_{\text {qL }}$ |  | 0.45 | V |
| $V_{\text {qL2 }}$ |  | 0.45 | V |
| $V_{\text {GH }}$ | 2.4 |  | V |
| $\mathrm{VaH}_{\mathbf{H}}$ | 2.4 |  | $V$ |
| $V_{\text {q } \mathrm{H}_{2}}$ | $V_{c c}-0.45$ |  | V |
| $I_{\text {i }}$ |  | 10 | $\mu \mathrm{A}$ |
| $-I_{\mathrm{iL}}$ | 30 | 340 | $\mu \mathrm{A}$ |
| $V_{\text {T1 }}$ | 1 | 3 | V |
| $I_{\text {CG }}$ |  | 80 | mA |

## AC characteristics

$T_{A}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}, V_{\mathrm{CC}}=5 \mathrm{~V} \pm 10 \% ; V_{\mathrm{SS}}=0 \mathrm{~V}$
Cycle time
ALE pulse width
3 MHz crystal; $=10 \mu \mathrm{~s}$

Oscillator frequency deviation
$f=2.5 \mathrm{MHz}, R=15 \mathrm{k} \Omega$
Length of an unmodulated signal at the TO test input 3 MHz crystal
Frequency of a modulated signal at the TO test input 3 MHz crystal
Frequency range of the zero passage detector (input T1)

|  | $\min$ | $\max$ |  |
| :--- | :--- | :--- | :--- |
| $t_{\mathrm{C}}$ | 10 | 50 | $\mu \mathrm{~s}$ |
| $t_{\text {ALE }}$ | 1.3 |  | $\mu \mathrm{~s}$ |
| $\Delta f_{\text {OSC }}$ | -20 | +20 | $\%$ |
| $t_{\text {MTO }}$ | 60 | - | $\mu \mathrm{s}$ |
| $f_{\text {TH }}$ | 30 | 35 | $\mathbf{k H z}$ |
| $f_{\mathrm{T} 1}$ | 0.03 | 1 | kHz |

## Pin description

| Pin | Symbol | Function |
| :---: | :---: | :---: |
| 40 | $V_{C C}$ | $+5 \mathrm{~V}$ |
| 20 | $V_{S S}$ | GND 0 V |
| 21, 22 | X1, X2 | Connection for crystal or similar |
| 10-17 | PO 0-7 | Quasi-bidirectional 8-bit port |
| 24-31 | P1 0-7 | Quasi-bidirectional 8-bit port |
| 32-35 | P2 0-3 | Quasi-bidirectional 4-bit port |
| 7-4 | P3 0-3 | Quasi-bidirectional 4-bit port |
| 38, 39, 1, 2 | A00-A0-A3 | 4 analog outputs. The analog values are output as rectangular signals with a frequency of approx. 2 kHz , during which the duty cycle corresponds to the analog value. |
| 37, 8 | SS0, SS1 | Serial interface l/O pin |
| 36,9 | SCPO, SCP1 | Serial interface clock pulse |
| 23 | RESET | Reset input for the initialization of the computer. Resets program counter, erases the status FFs. Sets all digital outputs to the H state (active H ). |
| 3 | T0 | Input that can be tested with the conditional jump instructions JTO and JNTO. The input contains a digital demodulator and can be used for the separation of the envelope curve from a modulated signal. |
| 19 | T1 | Input that can be tested with the conditional jump instructions JT1 and JNT1. Serves simultaneously as an external counter input. (Selection of functions with instruction STRT CNT). The input can also be used for zero passage recognition of low frequency alternating voltages. |
| 18 | ALE | This output generates one clock pulse signal per cycle. |

## SDA 2010 instruction set

|  | Mnemonic | Description | Bytes | Cycles | Hexadecimal opcode |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | ADD A, Rr | Add register to $A$ | 1 | 1 | 68-6F |
|  | ADD A, @ R | Add data memory to $A$ | 1 | 1 | 60-61 |
|  | ADD A, \# data | Add immediate to $A$ | 2 | 2 |  |
|  | ADDC A, Rr | Add register with carry | 1 | 1 | 78-7F |
|  | ADDC A, @R | Add data memory with carry | 1 | 1 | 70-71 |
|  | ADDC A, \# data ANL A Rr | Add immediate with carry | 2 | 2 |  |
|  | ANLA, Rr | And register to A | 1 | 1 | 58-5F |
|  | ANL A, @ R | And data memory to $A$ | 1 | 1 | 50-51 |
|  | ORL A, Rr | And immediate to $A$ | 2 | 2 | 53 |
|  | ORLA, Rr | Or register to A | 1 | 1 | 48-4F |
|  | ORL A, \# data | Or data memory to A Or immdediate to A | 1 | 1 | 40-41 |
|  | XRL A, Rr | Exclusive Or register to A | 2 | 2 | $43$ |
|  | XRL A, @ R | Exclusive Or data memory to A | 1 | 1 | D0-D1 |
|  | XRL A, \#data | Exclusive Or immediate to A | 2 | 2 |  |
|  | INC A DEC A | Increment A | 1 | 1 | 17 |
|  | CLR A | Decrement A | 1 | 1 | 07 |
|  | CPL A | Clear A Complement A | 1 | 1 | 27 |
|  | DAA | Decimal adjust A | 1 | 1 | 37 |
|  | SWAP A | Swap nibbles of A | 1 | 1 | 57 |
|  | RLA | Rotate A left | 1 | 1 | 47 |
|  | RLC A | Rotate A left through carry | 1 | 1 | E7 |
|  | RR A | Rotate A right | 1 | 1 | F7 |
|  | RRC A | Rotate A right through carry | 1 | 1 | 67 |

## SDA 2010 instruction set

|  | Mnemonic | Description | Bytes | Cycles | Hexadecimal opcode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ¢ | IN A, Pp OUT Pp, A IN A. Sn OUT Sn, A | Input port to $A$ Output A to port input serial port to AO Output A0 to serial port | $\begin{array}{\|l} 1 \\ 1 \\ 1 \\ 1 \end{array}$ | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 08,09, O C, O D \\ & 90,39,3 C, 3 D \\ & O E-O F \\ & 3 E-3 F \end{aligned}$ |
|  | INC Rr INC @ R | Increment register Increment data memory | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $1$ | $\begin{aligned} & 18-1 F \\ & 10-11 \end{aligned}$ |
|  | $\begin{aligned} & \text { CALL } \\ & \text { RET } \end{aligned}$ | Jump to subroutine Return | 1 | $\begin{aligned} & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 14,34,54,74, \\ & 94,34, D 4, F 4, \\ & 83 \end{aligned}$ |
|  | JMP adr <br> JMPP@A DJNZ Rr, adr <br> JC adr JNC adr JZ adr JNZ adr JTO adr JNTO adr JT1 adr JNT1 adr JTF adr | Jump unconditional <br> Jump indirect <br> Decrement register and jump on R not zero Jump on carry = 1 <br> Jump on carry $=0$ <br> Jump on A zero <br> Jump on A not zero <br> Jump on $T O=1$ <br> Jump on $T O=0$ <br> Jump on $\mathrm{T} 1=1$ <br> Jump on $\mathbf{T} 1=0$ <br> Jump on timer flag | $\begin{aligned} & 2 \\ & 1 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \end{aligned}$ | $\begin{aligned} & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \\ & 2 \end{aligned}$ | 04, 24, 44, 64, <br> 84, A4, C4, E4 <br> B3 <br> E8-EF <br> F6 <br> E6 <br> C6 <br> 96 <br> 36 <br> 26 <br> 56 <br> 46 <br> 16 |
| $\begin{aligned} & \text { 合 } \\ & \text { 寣 } \end{aligned}$ | $\begin{aligned} & \text { CLR C } \\ & \text { CPL C } \end{aligned}$ | Clear carry Complement carry | $\begin{aligned} & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & \mathbf{1} \\ & 1 \end{aligned}$ | $\begin{aligned} & 97 \\ & \text { A7 } \end{aligned}$ |

## SDA 2010 instruction set

|  | Mnemonic | Description | Bytes | Cycles | Hexadecimal opcode |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Transfer instructions | MOV A, Rr MOV A, © R MOV A, \#data MOVRr, A MOV@R,A MOV Rr \# data MOV@R, \# data $\mathrm{XCH} \mathrm{A}, \mathrm{Rr}$ XCH A, @R XGHD A,@R MOVPA,@A | Move register to A <br> Move data memory to $A$ <br> Move immediate to $A$ <br> Move A to register <br> Move A to data memory <br> Move immediate to register <br> Move immediate to data memory <br> Exchange $A$ and register <br> Exchange $A$ and data memory <br> Exchange nibble of A and register <br> Move to A from current page | $\begin{array}{\|l} 1 \\ 1 \\ 2 \\ 1 \\ 1 \\ 1 \\ 2 \\ 2 \\ 1 \\ 1 \\ 1 \\ 1 \end{array}$ | 1 1 2 1 1 2 2 1 1 1 2 | F8-FF F0-F1 23 A8-AF AO-A1 B8-BF B0-B1 $28-2 F$ $20-21$ $30-31$ A3 |
|  | MOV A, T <br> MOVT, A <br> STRT T <br> STRT CNT <br> STOP TCNT | Read timer/counter Load timer/counter <br> Start timer <br> Start counter <br> Stop timer/counter | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 1 \\ & 1 \\ & 1 \\ & 1 \\ & 1 \end{aligned}$ | $\begin{aligned} & 42 \\ & 62 \\ & 55 \\ & 45 \\ & 65 \end{aligned}$ |
|  | MOV DA, A | Move A to DA - converter | 1 | 2 | 91 |
|  | NOP | No operation | 1 | 1 | 00 |

## Symbols and abbreviations

A Accumulator
adr 11-bit program memory address
CNT Event counter
DA D/A converter
data 8-bit binary number
P Mnemonic for "in page" operation
Pp Port. label $(p=0-3)$
$\mathrm{Rr} \quad$ Register label ( $r=0-7$ )
Sn $\quad S$ interface label ( $n=0 ; 1$ )
$T$ Timer
T0, T1 Test 0, Test 1
\# Refers to immediate data
@ Refers to indirect addressing


[^0]:    1) Detaifed description is available upon request
