INTEGRATED CIRCUITS



Objective specification File under Integrated Circuits, IC01 1996 Jul 17



FEATURES

- Two stereo I²S-bus digital input channels
- Three stereo I²S-bus digital output channels
- I²C-bus mode control
- Up to 45 ms on-chip delay-line (f_s = 44.1 kHz)
- Optional clock divider for crystal oscillator
- Package: SO32L
- Operating supply voltage range: 4.5 to 5.5 V.

Functions

- 4-channel active surround, 20 Hz to 20 kHz (maximum $\rm f_s/2$)
- Adaptive matrix
- 7 kHz low-pass filters
- Adjustable delay for surround channel
- Modified Dolby B noise reduction
- Noise sequencer
- Variable output matrix
- Sub woofer
- Centre mode control: on/off, normal, phantom, wide
- Output volume control
- Automatic balance and master level control with DC-offset filter
- Hall/matrix surround sound functions

QUICK REFERENCE DATA



- 3-band parametric equalizer on main channels left, centre, right (f_s = 44.1 kHz)
- 5-band parametric equalizer on main channels left, centre, right (f_s = 32 kHz)
- Tone control (bass/treble) on all four output channels $(f_s = 44.1 \text{ kHz}).$

GENERAL DESCRIPTION

This datasheet describes the 103 ROM-code version of the SAA7710T chip. The SAA7710T chip is a high quality audio-performance digital add-on processor for digital sound systems. It provides all the necessary features for complete Dolby surround Pro Logic sound on chip. In addition to the Dolby surround Pro Logic function, this device also incorporates a 3-band parametric equalizer, a 5-band parametric equalizer, a tone control section and volume control. Instead of Dolby Pro Logic, the surround sound functions can be used together with the equalizer or tone control.

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DD}	DC supply voltage	-0.5	_	6.5	V
ΔV_{DD}	voltage difference between two V_{DDx} pins	-	_	550	mV
Vi	maximum input voltage	-0.5	-	V _{DD} + 0.5	V
I _{DD}	supply current	-	_	50	mA
I _{SS}	supply current	-	_	50	mA
T _{amb}	ambient operating temperature	-40	-	85	°C
T _{stg}	storage temperature range	-65	_	150	°C

Remark Dolby*: Available only to licensees of Dolby Laboratories Licensing Corporation, San Francisco, CA94111, USA, from whom licensing and application information must be obtained. "Dolby", the double-D symbol and "Pro Logic" are registered trade-marks of Dolby Laboratories Licensing Corporation.

SAA7710T

ORDERING INFORMATION

	NAME	DESCRIPTION	VERSION
SAA7710T/N103	SO32L	plastic small outline package; 32 leads; body width 7.5 mm	SOT287-1

BLOCK DIAGRAM



PINNING

SYMBOL	PIN	DESCRIPTION
I ² S_WSOUT	1	I ² S-bus slave word-select output
I ² S_BCKOUT	2	I ² S-bus slave bit-clock output
RTCB	3	asynchronous reset test control
		block input (active low)
SHTCB	4	clock divider switch enable input (low = divide)
V _{DD1}	5	positive power supply
V _{SS1}	6	ground power supply
DSP_IN1	7	flag input 1
DSP_IN2	8	flag input 2
DSP_OUT1	9	flag output 1
DSP_OUT2	10	flag output 2
V _{SS2}	11	ground power supply
V _{DD2}	12	positive power supply
TSCAN	13	scan control input
AO	14	I ² C-bus slave address selection
SDA	15	I ² C-bus serial data input/output
SCL	16	I ² C-bus serial clock input
DSP_RESET	17	chip reset input (active low)
V _{SS(XTAL)}	18	ground power supply crystal oscillator
V _{DD(XTAL)}	19	positive power supply crystal oscillator
XTAL	20	crystal oscillator output
OSC	21	crystal oscillator input
I ² S_BCKIN1	22	I ² S-bus master bit-clock input 1
I ² S_WSIN1	23	I ² S-bus master word-select input 1
I ² S_DATAIN1	24	I ² S-bus master data input 1
I ² S_DATAIN2	25	I ² S-bus master data input 2
I ² S_WSIN2	26	I ² S-bus master word-select input 2
I ² S_BCKIN2	27	I ² S-bus master bit-clock input 2
I ² S_DATAOUT1	28	I ² S-bus slave data output 1
I ² S_DATAOUT2	29	I ² S-bus slave data output 2
I ² S_DATAOUT3	30	I ² S-bus slave data output 3
V _{SS3}	31	ground power supply
V _{DD3}	32	positive power supply



Fig.2 Pin configuration.

SAA7710T

FUNCTIONAL DESCRIPTION

Figure 1 shows the block diagram of the SAA7710T. The SAA7710T consists of a Dolby Pro Logic decoder together with equalizer or tone control. The Dolby Pro Logic part of the IC may be used to decode audio soundtracks (Dolby surround movies or Dolby surround video productions) from for example, a video recorder (VCR) or a CD laser disc into four channels Left, Centre, Right and Surround (L,C,R,S).

If desired, post-processing with either an equalizer or a tone control section is possible. In addition to this, a Sub Woofer (SW) channel, digital volume control and a user-programmable variable output matrix are implemented.

Hall/matrix surround sound functions are implemented for material not encoded using Dolby Surround. These features can be used as an alternative to Dolby Pro Logic and can also be combined with the equalizer or tone control sections.

In the I²S-bus input switch circuit a choice is made between the possible input configurations.

Functional modes

The device thus supports two main modes, Dolby Pro Logic/Dolby 3 stereo or hall/matrix surround mode. Both modes can be combined with equalizing (3-band or 5-band) or tone control depending on f_s and available cycle budget.

THE DOLBY PRO LOGIC MODE

In Dolby Pro Logic mode, several blocks must be initialized and controlled during operation:

- · Noise generator and noise sequencer
- Centre channel mode⁽¹⁾ (normal, phantom, wide, off)
- Combining network coefficients
- 7 kHz low-pass filter in surround channel⁽¹⁾
- Surround channel delay time⁽¹⁾
- Modified Dolby B noise reduction must be on.
- Possible post-processing modes for Dolby Pro Logic are:
- Volume control only
- Equalizer (3- or 5-band on L,C,R) or tone control (L,C,R,S); fixed output matrix⁽¹⁾; volume control

- Equalizer (5-band on L,C,R); variable output matrix⁽¹⁾; volume contol
- Extra sub woofer⁽¹⁾.

THE DOLBY 3 STEREO MODE

In Dolby 3 stereo mode, several blocks must be initialized and controled during operation:

- · Noise generator and noise sequencer
- Centre channel mode⁽¹⁾ (normal, phantom, wide and off)
- · Combining network coefficients.

THE HALL/MATRIX SURROUND MODE

In hall/matrix surround mode, the blocks listed below must be initialized and controlled during operation:

- Input balance control
- Hall or matrix surround Mode setting
- All-pass and filter transfer characteristics⁽¹⁾
- 7 kHz low-pass filter in surround channel⁽¹⁾
- Surround channel delay⁽¹⁾.

Possible post-processing modes for hall/matrix surround are as above:

- · Volume control only
- Equalizer (3- or 5-band on L,C,R) or tone control (L,C,R,S); fixed output matrix⁽¹⁾; volume control
- Equalizer (5-band on L,C,R); variable output matrix⁽¹⁾; volume control
- Extra sub woofer⁽¹⁾.

ADDITIONAL INFORMATION

The possible modes of operation are discussed in more detail in the *"SAA7710T Dolby Pro Logic Programming Guide, Application Note AN95063"*. This also includes which features are available for a given system clock frequency and sample frequency and the possible input configurations.

Clock circuit and oscillator

The chip has an on board crystal clock oscillator. The block schematic of this Pierce oscillator is shown in Figs 3 and 4. The active element needed to compensate for the loss resistance of the crystal is the amplifier Gm. This amplifier is placed between the XTAL (output) pin and the OSC (sense) pin. The gain of the oscillator is internally controlled by the automatic gain control. This prevents too much power loss in the crystal. The higher harmonics are

⁽¹⁾ The coefficient set used to initialize and control the operation of the Dolby Pro Logic mode depends upon the selected sampling frequency $f_s = 32$, 44.1 or 48 kHz.

SAA7710T

Dolby* Pro Logic Surround Dolby 3 stereo

then as low as possible. The signals on the OSC and XTAL pin are differentially amplified.

The oscillator has these two modes of operation:

The crystal oscillator mode: in this mode (see Fig.3), a quartz crystal oscillator is used to generate a clock signal which is subsequently divided by 2 to ensure that the final clock signal has a 50% duty-cycle. The oscillator circuit components R_{bias} and C1, C2 depend on the crystal. In the case of an overtone oscillator, the ground-harmonic is filtered out by L1 and C3.

Pin SHTCB is held low so that the divided signal is selected. Only a quartz crystal should be used in this mode.

The slave oscillator mode: in this mode (see Fig.4), the oscillator circuit acts as a slave driven by a master system clock. The clock divider can be switched on or off using pin SHTCB. When the divider is not used, the duty-cycle of the clock will depend on the master system clock duty-cycle and the rising and falling edge times.

This places a tolerance of 5% on the 50% duty-cycle of the master system clock (see Chapter "AC characteristics").

In order to be able to control the phase of the clock signal during testing the divider is skipped and the signal is directly fed to the circuit via the multiplexer in the TEST position.

SUPPLY OF THE CRYSTAL OSCILLATOR

The power supply connections to the oscillator are separated from the other supply lines to minimise feedback from on-chip ground bounce to the oscillator circuit. Noise on the power supply affects the AGC operation so the power supply should be decoupled. The $V_{SS(XTAL)}$ pin is used as ground supply and the $V_{DD(XTAL)}$ as positive supply.





I²S-bus Interfaces and system clock

I²S-BUS BASICS



For communication with external digital sources and or additional external processors the l^2S -bus digital interface bus is used. It is a serial 3-line bus, with one line for data, one line for clock and one line for the word select.

Figure 5 shows an excerpt of the Philips I²S-bus specification interface report regarding the general timing and format of I²S-bus. Word Select (WS) logic 0 means left channel word, logic 1 means right channel word.

The serial data is transmitted in two's complement with the MSB first. One clock period after the negative edge of the word select line the MSB of the left channel is transmitted. Data is synchronised with the negative edge of the clock and latched at the positive edge.

I²S-BUS INPUT CIRCUIT

The I²S-bus input circuits can be configured in the following way using the SEL-IN1/IN2 bit (see Table 4):

- I²S input 1 is master (SEL-IN1/IN2 bit = logic 0(default)).
- 2. I²S input 2 is master (SEL-IN1/IN2 bit = logic 1)

The incoming bit-clock frequency defines the accuracy in terms of number of bits of the incoming data samples. The input circuit is designed to accept any number of bits per channel up to a maximum of 18 bits. The accepted data format is MSB-first.

Table 1	Data Accurac	/ in	I ² S-bus	Interface
---------	--------------	------	----------------------	-----------

INCOMING DATA WIDTH	I ² S-BUS IN DATA WIDTH	I ² S-BUS OUT DATA WIDTH
A < 18	A	A
B ≥18	18	18

SAA7710T

THE I²S-BUS OUTPUT INTERFACE

The I²S-bus data output interfaces (see Fig.1) I²S OUT 1, I²S OUT 2 and I²S OUT 3 use the same I²S-bus data signals which are selected by the input switch circuit. The I²S-bus WS and BCK output signals remain in phase with the external input signals at all times. The output data is 1/fs cycle delayed relative to the input data. The selected word-select and bit-clock are included as part of the output interface: I²S_WSOUT, I²S_BCKOUT. These two output

signals can be 3-stated by setting the DIS_BCKWS bit (see Table 4).

The 3-state output of the $I^2S_DATAOUT3$ signal can be enabled by setting the ENA_ I^2S3 bit (see Table 4).

The timing diagram of the I²S-bus outputs is shown in Fig.6. The timing details can be found in Chapter "AC characteristics".



SAA7710T

I²C-bus control and commands

CHARACTERISTICS OF THE I²C-BUS

The I²C-bus is for 2-way, 2-line communication between different ICs or modules. The two lines are a serial data line (SDA) and a serial clock line (SCL). Both lines must be connected to the V_{DDX} via a pull-up resistor when connected to the output stages of a microprocessor. Data transfer can only be initiated when the bus is not busy.

BIT TRANSFER

One data bit is transferred during each clock pulse. The data on the SDA line must remain stable during the HIGH period of the clock pulse as changes in the data line at this time will be interpreted as control signals. The maximum clock frequency is 100 kHz (see Fig.7).

START AND STOP CONDITIONS

Both data and clock lines remain HIGH when the bus is not busy. A HIGH-to-LOW transition of the data line, while the clock is HIGH is defined as the START condition (S). A LOW-to-HIGH transition of the data line while the clock is HIGH is defined as the STOP condition (P) (see Fig.8).

DATA TRANSFER

A device generating a message is a 'transmitter', a device receiving a message is the 'receiver'. The device that controls the message is the 'master' and the devices which are controlled by the master are the 'slaves' (see Fig.9).





Objective specification

Dolby* Pro Logic Surround Dolby 3 stereo

SAA7710T

ACKNOWLEDGE

The number of data bytes transferred between the START and STOP conditions from transmitter to receiver is not limited. Each byte of eight bits is followed by one acknowledge bit. The acknowledge bit is a HIGH level put on the bus by the transmitter whereas the master generates an extra acknowledge related clock pulse. A slave receiver which is addressed must generate an acknowledge after the reception of each byte. Also a master must generate an acknowledge after the reception of each byte that has been clocked out of the slave transmitter. The device that acknowledges has to pull down the SDA line during the acknowledge clock pulse, so that the SDA line is stable LOW during the HIGH period of the acknowledge related clock pulse, set up and hold times must be taken into account. A master receiver must signal an end of data to the transmitter by not generating an acknowledge on the last byte that has been clocked out of the slave. In this event the transmitter must leave the data line HIGH to enable the master to generate a STOP condition (see Fig.10).





SAA7710T

I²C-BUS FORMAT

Addressing

Before any data is transmitted on the I²C-bus, the device which should respond is addressed first. The addressing is always done with the first byte transmitted after the START procedure.

Slave address (pin A0)

The chip acts as a slave receiver or a slave transmitter. Therefore the clock signal SCL is only an input signal. The data signal SDA is a bidirectional line. The chip slave address is shown in Table 2.

The sub address bit A0 corresponds to the hardware address pin A0 which allows the device to have 1 of 2 different addresses.

Write cycles

The I²C-bus configuration for a write cycle is shown in Fig 12. The write cycle is used to write in the input selector control register and to initialise or update coefficient values.

The data length is 2 bytes or 3 bytes depending of the accessed memory. If the Y-memory is addressed the data length is 2 bytes, in case of the X-memory the length is 3 bytes. The slave receiver detects the address and adjusts the bytes accordingly.

During the write cycle, the I²C-bus clock frequency must be reduced if the auto-increment feature is used. The I²C-bus clock frequency has the following constraints:

- $f_s > 2 \times f_{IIC}$
- $f_s = I^2S$ -bus sampling frequency
- $f_{IIC} = I^2C$ -bus clock frequency

If this constraint cannot be met, a higher I^2C -bus frequency can be obtained in one of two ways:

 By making the l²C-bus master insert a delay (t_d) after the acknowledge pulse when the auto-increment occurs.

The delay should be larger than or equal to $1/f_s$ where f_s is the l²S-bus sampling frequency (see Fig.11).

2. By not using the auto-increment feature. This means that each data word must be preceded by its intended destination address.

Read cycles

The I²C-bus configuration for a Read cycle is shown in Fig 13. The read cycle is used to read data values from XRAM or YRAM.

I^2C -BUS FUNCTION BITS

Input selector control register

The write only, two byte, input selector control register is located on absolute address 0FFFH (4095) and consists of 16 bits, starting with bit 0 and ending with bit 15.



SAA7710T

LSB

Table 2 Slave address

MSB							LSB
0	0	1	1	1	1	AO	R/W

 Table 3
 Location of input selector control register bits in I²C-bus serial transmission; note 1

MSB

DataH							Datal	_										
15	14	13	12	11	10	9	8	А	7	6	5	4	3	2	1	0	А	Р

Note

- 1. Explanation for the contents of the register bits:
 - a) A = standard I²C-bus acknowledge.
 - b) Number = bit number according to Table 4.
 - c) P = standard I²C-bus STOP condition.

Table 4 Input selector control bits

SYMBOL	FUNCTION	NUMBER OF BITS	ON RESET	BIT NO
SEL-IN1/IN2	I ² S input 1 or I ² S input 2 input	1	IN1(0)	5
DIS_BCKWS	disable I ² S_BCKOUT and I ² S_WSOUT	1	enable(0)	7
ENA-I ² S3	enable I ² S_DATAOUT3	1	disable(0)	13
IMODE	I flag resets/background tasking	1	resets(0)	15

XRAM format

The XRAM block consists of 256 18-bit RAM locations 0 to 255 and is located on the absolute address range of 0000H to 00FFH. The I²C-bus transfer consists of 18 useful bits out of 24 bits.

Table 5 Format XRAM bits; note 1

	MSE	3																								LSB	
Dat	аH								Dat	аМ								Dat	aL								
D	D	D	D	D	D	17	16	А	15	14	13	12	11	10	9	8	Α	7	6	5	4	3	2	1	0	Α	Ρ

Note

- 1. Explanation for the contents of the register bits:
 - a) D = contents of I²C-bus data register bit is don't care.
 - b) A = standard I²C-bus acknowledge.
 - c) Number = bit number being useful bit XRAM memory.
 - d) P = standard I²C-bus STOP condition.

YRAM format

The YRAM block consists of 256 12-bit RAM locations 0 to 255 and is located on the absolute address range of 0800H to 08FFH. The I²C-bus transfer consists of 12 useful bits out of 16 bits.

SAA7710T

LSB

Table 6 Format YRAM bits; note 1

MSB

DataH										Dat	аM							
D	D	D	D	11	10	9	8	А	7	6	5	4	3	2	1	0	А	Р

Note

- 1. Explanation for the contents of the register bits:
 - a) D = contents of I^2C -bus data register bit is don't care.
 - b) A = standard I^2C -bus acknowledge.
 - c) Number = bit number being useful bit XRAM memory.
 - d) P =standard I²C-bus STOP condition.

Error processing

If a read action is done without first initialising the memory address the acknowledge after the read command will not be generated by the chip. This should be treated as an error message:

Table 7

S Write ACK ADDRH ACK ADDRL ACK S Read	Correct read sequence
S Read NEG ACK	Incorrect read sequence - Address is not initialised



SAA7710T

15

1996 Jul 17

Objective specification

Dolby* Pro Logic Surround Dolby 3 stereo

SAA7710T

DSP_RESET

The DSP_RESET pin is active low and has an internal pull-up resistor. Between this pin and the V_{DD} ground a capacitor should be connected to allow a proper switch on of the supply voltage. The capacitor value is such that the chip is in a reset state as long as the power supply is not stabilised.

The DSP_RESET has the following functions:

- •The bits of the input selector control register are set to logic 0 (see table 4)
- •The program counter is set to address 0000H
- The I²C-bus interface is initialised; the SDA pin is guaranteed high-impedance.

When the level on the DSP_RESET pin is high, the DSP program starts to run.

When the level on the DSP_RESET pin is low, the SDA pin is asynchronously set to a high-impedance state. In the absence of a clock and during the power-up reset, the SDA line is high-impedance.

TEST MODE CONNECTIONS (TSCAN, RTCB AND SHTCB PINS)

The TSCAN, $\overline{\text{RTCB}}$ and $\overline{\text{SHTCB}}$ pins are used to put the chip in test mode and to test the internal connections. Each pin has an internal pull down resistor to ground. In the application these pins can be left open or connected to ground.

SAA7710T

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DD}	DC supply voltage		-0.5	+6.5	V
ΔV_{DD}	voltage difference between two V _{DDx} pins		_	550	mV
V _{i(max)}	maximum input voltage		-0.5	V _{DD} + 0.5	V
I _{IK}	DC input clamp diode current	$V_i < -0.5 V \text{ or}$ $V_i > V_{DD} + 0.5 V$	-	10	mA
I _{OK}	DC output clamp diode current output type 4 mA	$V_o < -0.5 V \text{ or}$ $V_o > V_{DD} + 0.5 V$	_	20	mA
lo	DC output source or sink current output type 4 mA	$-0.5 \text{ V} < \text{V}_{\text{o}} < \text{V}_{\text{DD}} + 0.5 \text{ V}$	-	20	mA
I _{DD}	DC output source or sink current output type 4 mA	$-0.5 \text{ V} < \text{V}_{\text{o}} < \text{V}_{\text{DD}} + 0.5 \text{ V}$	-	20	mA
I _{DD}	DC V _{DD} supply current per pin		_	50	mA
I _{SS}	DC V _{SS} supply current per pin		_	50	mA
V _{ESD}	ESD sensitivity for all pins				
	human body model	100 pF; 1500 Ω	3000	-	V
	machine model all pins except pin OSC	200 pF; 2.5 μH, 0 Ω	300	-	V
	machine model pin OSC	200 pF; 2.5 μH, 0 Ω	250	-	V
LTCH	latch-up protection	CIC spec/test method	100	-	mA
P _{tot}	total power dissipation		_	700	mW
T _{amb}	operating ambient temperature		-40	85	°C
T _{stg}	storage temperature		-65	150	°C

THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	VALUE	UNIT
R _{th j-a}	thermal resistance from junction to ambient in free air	57	K/W

SAA7710T

DC CHARACTERISTICS

 $V_{DDX} = V_{DD1} = V_{DD2} = V_{DD3} = V_{DD(xtal)I} = 4.5$ to 5.5 V; $T_{amb} = -40$ to +85 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DDtot}	Total DC supply voltage		4.5	5	5.5	V
I _{DD(tot)}	total DC supply current	DSP frequency = 18 MHz, maximum activity DSP	_	50	55	mA
P _{tot}	total power dissipation	DSP frequency = 18 MHz, maximum activity DSP	-	250	300	mW
VIH	HIGH level input voltage all digital	pin types: I1, I2, I3	$0.7V_{DDX}$	_	-	V
	inputs and I/Os	14	$0.8V_{DDX}$	-	_	V
V _{IL}	LOW level input voltage all digital	pin types: I1, I2, I3	-	-	0.3V _{DDX}	V
	inputs and I/Os	14	-	-	$0.2V_{DDX}$	V
V _{hys}	hysteresis voltage	pin types: I4	_	$0.33V_{DDX}$	_	V
V _{OH}	HIGH level output voltage digital outputs	$V_{DDX} = 4.5 \text{ V}, I_0 = -4 \text{ mA},$ pin types: O1, O2	4.0	_	_	V
V _{OL}	LOW level output voltage digital outputs	V _{DDX} = 4.5 V, I _o = 4 mA, pin types: I3, O1, O2	-	-	0.5	V
I _{LI}	input leakage current	V _{in} = 0 or V _{DDX} voltage, pin types: I1	-	-	1	μA
ILO	output leakage current 3-state outputs	V _{out} = 0 or V _{DDX} voltage, pin types: I3, O2	-	-	5	μA
R _{pu(VDDX)(int)}	internal pull up resistor to V_{DDX}	pin type: I4	17	_	134	kΩ
R _{pd(VSSD)(int)}	internal pull down resistor to $V_{\mbox{\scriptsize SSD}}$	pin type: I2	17	-	134	kΩ
Crystal osci	llator					
V _{DD(xtal)}	positive supply voltage crystal oscillator		4.5	5	5.5	V

Objective specification

Dolby* Pro Logic Surround Dolby 3 stereo

SAA7710T

AC CHARACTERISTICS

 $V_{DDX} = V_{DD1} = V_{DD2} = V_{DD3} = V_{DD(xtal)} = 4.5$ to 5.5 V; $T_{amb} = 25 \text{ °C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
f _{xtal}	crystal frequency	(see Fig.3)	-	-	36.864	MHz
α _f	spurious frequency attenuation		20	-	_	dB
I _{xtal}	current through XTAL	at input voltage swing 0.2 V	-	500	_	μA
gm(XTAL)	transconductance	at start-up	4	8	_	mS
V _{xtal}	voltage across crystal	see note 1	-	500	_	mV
C _{(L)(XTAL)}	load capacitance		-	25	_	pF
R _{xtal}	allowed loss resistor of crystal	$C_p = 5 \text{ pF}, \text{ C1} = 10 \text{ pF}, \text{ C2} = 10 \text{ pF}$	-	20	60	Ω
Slave osci	llator					
f _{slave}	slave frequency	no divider; (see Fig.4)	_	-	18.432	MHz
SLVOLT	slave drive voltage	(see Fig.4)	3.75	-	_	V
t _r	input rise times	0.1 to 0.9 V _{DDX} ; see note 2	-	-	20	ns
t _f	input fall times	0.1 to 0.9 V _{DDX} ; see note 2	-	-	20	ns
Timing						
I ² C-BUS INF	PUTS/OUTPUT					
t _f	fall time I ² C-bus	0.1 to 0.9 V _{DDX}	-	5.7	-	ns
f _{i(max)}	maximum input frequency	SDA,SCL	-	-	100	kHz
I ² S-BUS INF	PUTS/OUTPUTS					
t _r	rise time I ² S-bus (O2)	$C_L = 30 \text{ pF}, 0.1 \text{ to } 0.9 \text{ V}_{\text{DDX}}$	_	7.3	-	ns
t _f	fall time I ² S-bus (O2)	$C_L = 30 \text{ pF}, 0.1 \text{ to } 0.9 \text{ V}_{DDX}$	-	8.3	_	ns
t _{HC}	CL pulse width HIGH		112	-	_	ns
t _{LC}	CL pulse width LOW		112	-	-	ns
t _{d1}	WS out delay time		0	-	_	ns
t _{d2}	data in hold time		0	-	_	ns
t _{s2}	data in set-up time		25	-	_	ns
t _{d3}	data out delay time		0	-	5	ns
t _{acc}	data out access time		-	-	$5 \textbf{+} 0.5 \times C_{\text{L}}^{(3)}$	ns
ALL OTHER OUTPUTS (O1)						
t _r	rise time	$C_L = 30 \text{ pF}, 0.1 - 0.9 \text{ V}_{DDX}$	_	7.3	-	ns
t _f	fall time	C _L = 30 pF, 0.1 - 0.9 V _{DDX}	-	8.3	-	ns
ALL OTHER	INPUTS					
t _r	input rise times	V _{DDX} = 5.5 V	_	6	200	ns
t _f	input fall times	V _{DDX} = 5.5 V	_	6	200	ns

Notes

1. The load capacitance is the sum of the series connection of C1 and C2 (see Fig.3) and the parasitic parallel capacitor of the crystal Cp.

- 2. With a 50%, \pm 5% duty-cycle on oscillator drive input (see Fig.4).
- 3. The value for the capitative load C_L is given in pF.

SAA7710T

INTERNAL CIRCUITRY

Table 8

PIN NO.	PIN NAME	PIN TYPE	DC VOLTAGE (V)	INTERNAL CIRCUIT
7	DSP_IN1	11		
8	DSP_IN2	11		┝╴╵╴╴╴
16	SCL	11		7, 8, 16, 22, 23,
22	I ² S_BCKIN1	11		
23	I ² S_WSIN1	11		╵┠╾┐ ╵┠╾┐
24	I ² S_DATAIN1	11		MGE758
25	I ² S_DATAIN2	11		
26	I ² S_WSIN2	11		
27	I ² S_BCKIN2	11		
				DSP_RESET 17 0
3		12		
12		12		
14	A0	11		3, 4, 13, 14 0
1	I ² S_WSOUT	O2		+
2	I ² S_BCKOUT	02		 ►
9	DSP_OUT1	02		[−] [−] [−] 1, 2, 9, 30
30	I ² S_DATAOUT3	02		MGE761

PIN NO.	PIN NAME	PIN TYPE	DC VOLTAGE (V)	INTERNAL CIRCUIT
15	SDA	13		15 ° C C C C C C C C C C C C C C C C C C
10	DSP_OUT2	01		
28	I ² S_DATAOUT1	01		
29	I ² S_DATAOUT2	O1		10, 28, 29
5	V _{DD1}		tbf	
6	V _{SS1}		0	
11	V _{SS2}		0	
12	V _{DD2}		5	
31	V _{SS3}		0	
32	V _{DD3}		5	
21	OSC		tbf	
20	XTAL		tbf	
19	V _{DD(XTAL)}		5	
18	V _{SS(XTAL)}		0	0 20 XIAL 0 21 OSC 0 21 OSC VSS(XTAL) 18 VSS(XTAL) MGE764

SAA7710T

Dolby* Pro Logic Surround Dolby 3 stereo

APPLICATION INFORMATION

PACKAGE OUTLINE

OUTLINE		REFER	EUROPEAN			
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT287-1						-92-11-17 95-01-25

SAA7710T

SOLDERING

Introduction

There is no soldering method that is ideal for all IC packages. Wave soldering is often preferred when through-hole and surface mounted components are mixed on one printed-circuit board. However, wave soldering is not always suitable for surface mounted ICs, or for printed-circuits with high population densities. In these situations reflow soldering is often used.

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"IC Package Databook"* (order code 9398 652 90011).

Reflow soldering

Reflow soldering techniques are suitable for all SO packages.

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several techniques exist for reflowing; for example, thermal conduction by heated belt. Dwell times vary between 50 and 300 seconds depending on heating method. Typical reflow temperatures range from 215 to 250 °C.

Preheating is necessary to dry the paste and evaporate the binding agent. Preheating duration: 45 minutes at 45 °C.

Wave soldering

Wave soldering techniques can be used for all SO packages if the following conditions are observed:

- A double-wave (a turbulent wave with high upward pressure followed by a smooth laminar wave) soldering technique should be used.
- The longitudinal axis of the package footprint must be parallel to the solder flow.
- The package footprint must incorporate solder thieves at the downstream end.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Maximum permissible solder temperature is 260 °C, and maximum duration of package immersion in solder is 10 seconds, if cooled to less than 150 °C within 6 seconds. Typical dwell time is 4 seconds at 250 °C.

A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Repairing soldered joints

Fix the component by first soldering two diagonallyopposite end leads. Use only a low voltage soldering iron (less than 24 V) applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C. When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 °C.

SAA7710T

DEFINITIONS

Data sheet status					
Objective specification This data sheet contains target or goal specifications for product development.					
Preliminary specification This data sheet contains preliminary data; supplementary data may be published late					
Product specification This data sheet contains final product specifications.					
Limiting values					
Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.					
Application information					

Where application information is given, it is advisory and does not form part of the specification.

LIFE SUPPORT APPLICATIONS

These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips for any damages resulting from such improper use or sale.

PURCHASE OF PHILIPS I²C COMPONENTS

Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.