INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC01 1995 Dec 06



SAA7372

		7.14.1	Diode signal processing
1	FEATURES	7.14.2	Signal conditioning
2	GENERAL DESCRIPTION	7.14.3	Focus servo system
3	OLIICK REFERENCE DATA	7.14.4	Radial servo system
4		7.14.5	Off-track counting
4	ORDERING INFORMATION	7.14.6	Defect detection
5	BLOCK DIAGRAM	7.14.7	Off-track detection
6	PINNING	7.14.8	High level features
7	FUNCTIONAL DESCRIPTION	7.14.9	Driver interface
		7.15	Microcontroller interface
7.1	Decoder part	7.15.1	Microprocessor interface (4-wire bus mode)
7.1.1	Principle operational modes of the decoder	7.15.2	Microcontroller interface (I ² C-bus mode)
7.1.2	Decoding speed and crystal frequency	7.15.3	Summary of functions controlled by
7.1.3	Lock-to-disc mode		registers 0 to F
7.1.4	Standby modes	7.15.4	Summary of servo commands
7.2	Crystal oscillator	7.15.5	Summary of servo command parameters
7.3	Data slicer and clock regenerator	8	LIMITING VALUES
7.4	Eramo supe protection	9	OPERATING CHARACTERISTICS
7.4.1	FEM demodulation	10	OPERATING CHARACTERISTICS
7.4.2	Subcode data processing	10	(SUBCODE INTERFACE TIMING)
7.51			
7.5.2	EIA.I.3 and 4-wire subcode (CD graphics)	11	OPERATING CHARACTERISTICS
1.0.2	interface		(PS-BUS TIMING)
7.5.3	V4 subcode interface	12	OPERATING CHARACTERISTICS
7.6	FIFO error corrector		(MICROCONTROLLER INTERFACE TIMING)
7.6.1	Flags output (CFLG)	13	APPLICATION INFORMATION
7.6.2	C2FAIL	14	PACKAGE OUTLINE
7.7	Audio functions	15	
7.7.1	De-emphasis and phase linearity	15	SOEDERING
7.7.2	Digital oversampling filter	15.1	Introduction
7.7.3	Concealment	15.2	Reflow soldering
7.7.4	Mute, full-speed, attenuation and fade	15.3	Wave soldering
7.7.5	Peak detector	15.4	Repairing soldered joints
7.8	DAC interface	16	DEFINITIONS
7.9	EBU interface	17	LIFE SUPPORT APPLICATIONS
7.9.1	Format	10	
7.10	KILL circuit	10	FURCHASE OF PHILIPS I-C COMPONENTS
7.11	Audio features off		
7.12	The VIA interface		
7.13	Spindle motor control		
7.13.1	Motor output modes		

7.14

Servo part



7.13.3

7.13.4

Loop characteristics

FIFO overflow

Preliminary specification

Single-chip digital servo processor and Compact Disc decoder (CD7)

1 FEATURES

- CD ROM mode
- Single and double-speed modes
- Lock-to-disc mode
- Full error correction strategy, t = 2 and e = 4
- Full CD graphics interface
- All standard decoder functions implemented digitally on chip
- FIFO overflow concealment for rotational shock resistance
- Digital audio interface (EBU), audio and data
- 2 and 4 times oversampling integrated digital filter, including ${\rm f}_{\rm s}$ mode
- Audio data peak level detection
- Kill interface for DAC deactivation during digital silence
- All TDA1301 (DSIC2) digital servo functions, plus extra high-level functions
- Low focus noise
- Improved playability on ABEX TCD-721R, TCD-725 and TCD-714 discs

3 QUICK REFERENCE DATA

- Automatic closed loop gain control available for focus and radial loops
- Pulsed sledge support
- Microcontroller loading LOW
- High-level servo control option
- · High-level mechanism monitor
- Communication may be via TDA1301/SAA7345 compatible bus or I²C-bus
- On-chip clock multiplier allows the use of 8.4672 MHz crystal.

2 GENERAL DESCRIPTION

The SAA7372 is a single chip combining the functions of a CD decoder IC and digital servo IC. The decoder part is based on the SAA7345 (CD6) with an improved error correction strategy. The servo part is based on the TDA1301T (DSIC2) with improvements incorporated, extra features have also been added.

Supply of this Compact Disc IC does not convey an implied license under any patent right to use this IC in any Compact Disc application.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{DD}	supply voltage		3.4	5.0	5.5	V
I _{DD}	supply current	n = 1 mode	_	49	_	mA
f _{xtal}	crystal frequency		8	8.4672	35	MHz
T _{amb}	operating ambient temperature		-10	_	+70	°C
T _{stg}	storage temperature		-55	_	+125	°C

4 ORDERING INFORMATION

TYPE	PACKAGE					
NUMBER	NAME	DESCRIPTION	VERSION			
SAA7372	QFP64	plastic quad flat package; 64 leads (lead length 1.6 mm); body $14 \times 14 \times 2.7$ mm	SOT393-1			

5 BLOCK DIAGRAM



Preliminary specification

Single-chip digital servo processor and Compact Disc decoder (CD7)

6 PINNING

SYMBOL	PIN	DESCRIPTION
V _{SSA1}	1 ⁽¹⁾	analog ground 1
V _{DDA1}	2 ⁽¹⁾	analog supply voltage 1
D1	3	unipolar current input (central diode signal input)
D2	4	unipolar current input (central diode signal input)
D3	5	unipolar current input (central diode signal input)
V _{RL}	6	reference voltage input for ADC
D4	7	unipolar current input (central diode signal input)
R1	8	unipolar current input (satellite diode signal input)
R2	9	unipolar current input (satellite diode signal input)
I _{refT}	10	current reference output for ADC calibration
V _{RH}	11	reference voltage output from ADC
V _{SSA2}	12 ⁽¹⁾	analog ground 2
SELPLL	13	selects whether internal clock multiplier PLL is used
ISLICE	14	current feedback output from data slicer
HFIN	15	comparator signal input
V _{SSA3}	16 ⁽¹⁾	analog ground 3
HFREF	17	comparator common mode input
I _{ref}	18	reference current output pin (nominally 0.5V _{DD})
V _{DDA2}	19 ⁽¹⁾	analog supply voltage 2
TEST1	20	test control input 1; this pin should be tied LOW
CRIN	21	crystal/resonator input
CROUT	22	crystal/resonator output
TEST2	23	test control input 2; this pin should be tied LOW
CL16	24	16.9344 MHz system clock output
CL11	25	11.2896 or 5.6448 MHz clock output (3-state)
RA	26	radial actuator output
FO	27	focus actuator output
SL	28	sledge control output
TEST3	29	test control input 3; this pin should be tied LOW
V _{DDD1(P)}	30 ⁽¹⁾	digital supply voltage 1 for periphery
DOBM	31	bi-phase mark output (externally buffered; 3-state)
V _{SSD1}	32 ⁽¹⁾	digital ground 1
MOTO1	33	motor output 1; versatile (3-state)
MOTO2	34	motor output 2; versatile (3-state)
SBSY	35	subcode block sync output (3-state)
SFSY	36	subcode frame sync output (3-state)
RCK	37	subcode clock input
SUB	38	P-to-W subcode output bits (3-state)
V _{SSD2}	39(1)	digital ground 2
V5	40	versatile output pin 5

SYMBOL	PIN	DESCRIPTION
V4	41	versatile output pin 4
V3	42	versatile output pin 3 (open-drain)
KILL	43	kill output (programmable; open-drain)
EF	44	C2 error flag; output only defined in CD ROM modes and 1fs modes (3-state)
DATA	45	serial data output (3-state)
WCLK	46	word clock output (3-state)
V _{DDD2(P)}	47 ⁽¹⁾	digital supply voltage 2 for periphery
SCLK	48	serial bit clock output (3-state)
V _{SSD3}	49 ⁽¹⁾	digital ground 3
CL4	50	4.2336 MHz microcontroller clock output
SDA	51	microcontroller interface data I/O line (open-drain output)
SCL	52	microcontroller interface clock line input
RAB	53	microcontroller interface R/\overline{W} and load control line input (4-wire bus mode)
SILD	54	microcontroller interface \overline{R}/W and load control line input (4-wire-bus mode)
n.c.	55	not connected
V _{SSD4}	56 ⁽¹⁾	digital ground 4
RESET	57	power-on reset input (active LOW)
STATUS	58	servo interrupt request line/decoder status register output (open-drain)
V _{DDD3(C)}	59 ⁽¹⁾	digital supply voltage 3 for core
C2FAIL	60	indication of correction failure output (open-drain)
CFLG	61	correction flag output (open-drain)
V1	62	versatile input pin 1
V2	63	versatile input pin 2
LDON	64	laser drive on output (open-drain)

Note

1. All supply pins must be connected to the same external power supply voltage.

1995 Dec 06

SAA7372

Single-chip digital servo processor and Compact Disc decoder (CD7)



7 FUNCTIONAL DESCRIPTION

7.1 Decoder part

7.1.1 PRINCIPLE OPERATIONAL MODES OF THE DECODER

The decoding part can operate at different disc speeds, single-speed (n = 1) and double-speed (n = 2). The factor 'n' is called the overspeed factor.

A simplified data flow through the decoder part is illustrated in Fig.6.

7.1.2 DECODING SPEED AND CRYSTAL FREQUENCY

The SAA7372 is a multi-speed decoding device, with an internal phase-locked loop (PLL) clock multiplier. Depending on the crystal frequency used and the internal clock settings (selectable via register B), two playback speeds shown in Table 1 are possible, where 'n' is the overspeed factor.

An internal clock multiplier is present, controlled by SELPLL, and should only be used if an 8.4672 MHz crystal, ceramic resonator or external clock is present.

7.1.3 LOCK-TO-DISC MODE

For high speed CD-ROM applications, the SAA7372 has a special mode, the lock-to-disc mode. This allows Constant Angular Velocity (CAV) disc playback with varying input data rates from the inside-to-outside of the disc. In the lock-to-disc mode, the FIFO is blocked and the decoder will adjust its output data rate to the disc speed. Hence, the frequency of the I²S-bus clocks (WCLK and SCLK) are dependent on the disc speed. In the lock-to-disc mode

there is a limit on the maximum variation in disc speed that the SAA7372 will follow. Disc speeds must always be within 25 to 100% range of their nominal value. The lock-to-disc mode is enabled/disabled by register E.

7.1.4 STANDBY MODES

The SAA7372 may be placed in two standby modes selected by register B (it should be noted that the device core is still active)

Standby 1: "CD-STOP" mode. Most I/O functions are switched off.

Standby 2: "CD-PAUSE" mode. Audio output features are switched off, but the motor loop, the motor output and the subcode interfaces remain active. This is also called a "Hot Pause".

In the standby modes the various pins will have the following values;

MOTO1 and MOTO2: put in high-impedance, PWM mode (standby 1 and reset, operating in standby 2). Put in high-impedance, PDM mode (standby 1 and reset, operating in standby 2).

SCL, SDA, SILD and RAB: no interaction. Normal operation continues.

SCLK, WCLK, DATA, EF, CL11 and DOBM: 3-state in both standby modes. Normal operation continues after reset.

CRIN, CROUT, CL16 and CL4: no interaction. Normal operation continues.

V1, V2, V3, V4, V5, CFLG and C2FAIL: no interaction. Normal operation continues.

		CRYST	AL FREQUENC	CL11 FREQUENCY		
REGISTER B	JELFLL	33.8688	16.9344	8.4672	(MHz) ⁽¹⁾	
00xx	0	n = 1	—	—	11.2896	
00xx	1	-	-	n = 1	11.2896	
01xx	0	_	n = 1	_	5.6448	
10xx	0	n = 2	_	_	11.2896	
10xx	1	_	_	n = 2	11.2896	
11xx	0	_	n = 2 ⁽²⁾	_	5.6448	

Table 1Playback speeds

Notes

1. The CL11 output is always a 5.6448 MHz clock if a 16.9344 MHz external clock is used and SELPLL = 0.

2. Data capture performance is not optimized for these options.

7.2 Crystal oscillator

The crystal oscillator is a conventional 2 pin design operating between 8 and 35 MHz. This oscillator is capable of operating with ceramic resonators also with both fundamental and third overtone crystals. External components should be used to suppress the fundamental output of the third overtone crystals as shown in Figs 3 and 4. Typical oscillation frequencies required are 8.4672, 16.9344 or 33.8688 MHz depending on the internal clock settings used and whether or not the clock multiplier is enabled.





7.3 Data slicer and clock regenerator

The SAA7372 has an integrated slice level comparator which can be clocked by the crystal frequency clock, or 8 times the crystal frequency clock (if SELPLL is set HIGH while using an 8.4672 MHz crystal, and register 4 is set to 0xxx). The slice level is controlled by an internal current source applied to an external capacitor under the control of the Digital Phase-Locked Loop (DPLL).

Regeneration of the bit clock is achieved with an internal fully digital PLL. No external components are required and the bit clock is not output. The PLL has two registers (8 and 9) for selecting bandwidth and equalization.

For certain applications an off-track input is necessary. This is internally connected from the servo part (its polarity can be changed by the foc_parm1 parameter), but may be input via the V1 pin if selected by register C. If this flag is HIGH, the SAA7372 will assume that its servo part is following on the wrong track and will flag all incoming HF data as incorrect.

SAA7372



7.4 Demodulator

7.4.1 FRAME SYNC PROTECTION

A double timing system is used to protect the demodulator from erroneous sync patterns in the serial data. The master counter is only reset if:

- A sync coincidence detected; sync pattern occurs 588 ±1 EFM clocks after the previous sync pattern
- A new sync pattern is detected within ±6 EFM clocks of its expected position.

The sync coincidence signal is also used to generate the PLL lock signal, which is active HIGH after 1 sync coincidence found, and reset LOW if during 61 consecutive frames no sync coincidence is found.

The PLL lock signal can be accessed via the SDA or STATUS pins selected by register 2 and 7.

Also incorporated in the demodulator is a Run Length 2 (RL2) correction circuit. Every symbol detected as RL2 will be pushed back to RL3. To do this, the phase error of both edges of the RL2 symbol are compared and the correction is executed at the side with the highest error probability.

7.4.2 EFM DEMODULATION

The 14-bit EFM data and subcode words are decoded into 8-bit symbols.



7.5 Subcode data processing

7.5.1 Q-CHANNEL PROCESSING

The 96-bit Q-channel word is accumulated in an internal buffer. The last 16 bits are used internally to perform a Cyclic Redundancy Check (CRC). If the data is good, the SUBQREADY-I signal will go LOW. SUBQREADY-I can be read via the SDA or STATUS pins, selected via register 2. Good Q-channel data may be read from SDA.

7.5.2 EIAJ 3 AND 4-WIRE SUBCODE (CD GRAPHICS) INTERFACES

Data from all the subcode channels (P-to-W) may be read via the subcode interface, which conforms to EIAJ CP-2401. The interface is enabled and configured as either a 3-wire or 4-wire interface via register F. The subcode interface output formats are illustrated in Fig.7, where the RCK signal is supplied by another device such as a CD graphics decoder.

7.5.3 V4 SUBCODE INTERFACE

Data of subcode channels, Q-to-W, may be read via pin V4 if selected via register D. The format is similar to RS232 and is illustrated in Fig.8. The subcode sync word is formed by a pause of (200/n) μ s minimum. Each subcode byte starts with a logic 1 followed by 7 bits (Q-to-W). The gap between bytes is variable between (11.3/n) μ s and (90/n) μ s.

The subcode data is also available in the EBU output (DOBM) in a similar format.



SAA7372



7.6 FIFO and error corrector

The SAA7372 has a ± 8 frame FIFO. The error corrector is a t = 2, e = 4 type, with error corrections on both C1 (32 symbol) and C2 (28 symbol) frames. Four symbols are used from each frame as parity symbols. This error corrector can correct up to two errors on the C1 level and up to four errors on the C2 level.

The error corrector also contains a flag processor. Flags are assigned to symbols when the error corrector cannot ascertain if the symbols are definitely good. C1 generates output flags which are read after (de-interleaving) by C2, to help in the generation of C2 output flags.

The C2 output flags are used by the interpolator for concealment of uncorrectable errors. They are also output via the EBU signal (DOBM) and the EF output with I²S-bus for CD ROM applications.

7.6.1 FLAGS OUTPUT (CFLG)

The flags output pin CFLG (open-drain) shows the status of the error corrector and interpolator and is updated every frame ($7.35 \times n \text{ kHz}$). In the SAA7372 chip a 1-bit flag is present on the CFLG pin as illustrated in Fig.9. This signal shows the status of the error corrector and interpolator.

The first flag bit, F1, is the absolute time sync signal, the FIFO-passed subcode sync and relates the position of the subcode sync to the audio data (DAC output). This flag may also be used in a super FIFO or in the synchronization of different players. The output flags can be made available at bit 4 of the EBU data format (LSB of the 24-bit data word), if selected by register A.



F1	F2	F3	F4	F5	F6	F7	F8	DESCRIPTION
0	х	х	х	х	х	х	х	no absolute time sync
1	х	x	х	х	х	х	х	absolute time sync
х	0	0	х	х	x	х	х	C1 frame contained no errors
х	0	1	х	х	x	х	x	C1 frame contained 1 error
х	1	0	х	х	х	х	х	C1 frame contained 2 errors
х	1	1	х	х	x	х	х	C1 frame uncorrectable
х	х	x	0	0	х	х	0	C2 frame contained no errors
х	х	х	0	0	х	х	1	C2 frame contained 1 error
х	х	x	0	1	x	х	0	C2 frame contained 2 errors
х	х	x	0	1	x	х	1	C2 frame contained 3 errors
х	х	x	1	0	x	х	0	C2 frame contained 4 errors
х	х	х	1	1	х	х	1	C2 frame uncorrectable
х	х	х	х	х	0	0	х	no interpolations
х	х	x	х	х	0	1	х	at least one 1 sample interpolation
х	х	х	х	х	1	0	х	at least one hold and no interpolations
x	х	x	х	х	1	1	х	at least one hold and one 1 sample interpolation

Table 2 Output flags

7.6.2 C2FAIL

The C2FAIL pin indicates that invalid data has occurred on the I²S-bus interface. However, due to the structure of the corrector it is impossible to determine which byte has failed. C2FAIL will go LOW for (140/n) μ s when invalid data is detected, this data may then occur (15/n) ms before or after the pin is activated.

7.7 Audio functions

7.7.1 DE-EMPHASIS AND PHASE LINEARITY

When pre-emphasis is detected in the Q-channel subcode, the digital filter automatically includes a de-emphasis filter section. When de-emphasis is not required, a phase compensation filter section controls the phase of the digital oversampling filter to $\leq \pm 1^{\circ}$ within the band 0 to 16 kHz. With de-emphasis the filter is not phase linear.

If the de-emphasis signal is set to be available at V5, selected via register D, then the de-emphasis filter is bypassed.

7.7.2 DIGITAL OVERSAMPLING FILTER

The SAA7372 contains a 2 to 4 times oversampling IIR filter. The filter specification of the 4 times oversampling filter is given in Table 3.

These attenuations do not include the sample-and-hold at the external DAC output or the DAC post filter. When using the oversampling filter, the output level is scaled -0.5 dB down, to avoid overflow on full-scale sine wave inputs (0 to 20 kHz).

Table 3 Filter specification

PASS BAND	STOP BAND	ATTENUATION
0 to 9 kHz	_	≤0.001 dB
19 to 20 kHz	-	≤0.03 dB
_	24 kHz	≥25 dB
_	24 to 27 kHz	≥38 dB
_	27 to 35 kHz	≥40 dB
_	35 to 64 kHz	≥50 dB
_	64 to 68 kHz	≥31 dB
_	68 kHz	≥35 dB
_	69 to 88 kHz	≥40 dB

7.7.3 CONCEALMENT

A 1 sample linear interpolator becomes active if a single sample is flagged as erroneous but cannot be corrected. The erroneous sample is replaced by a level midway between the preceding and following samples. Left and right channels have independent interpolators. If more than one consecutive non-correctable sample is found, the last good sample is held. A 1 sample linear interpolation is then performed before the next good sample (see Fig.10).

In CD ROM modes (i.e. the DAC interface is selected to be in a CD ROM format) concealment is not executed.

7.7.4 MUTE, FULL SCALE, ATTENUATION AND FADE

A digital level controller is present on the SAA7372 which performs the functions of soft mute, full scale, attenuation and fade; these are selected via register 0:

Mute: signal reduced to 0 in a maximum of 128 steps; (3/n) ms.

Attenuate: signal scaled by -12 dB.

Full scale: ramp signal back to 0 dB level. From mute takes (3/n) ms.

```
Fade: activates a 128 stage counter which allows the signal to be scaled up/down by 0.07 dB steps
```

```
128 = full scale.
```

120 = -0.5 dB (i.e. full scale if oversampling filter used).

32 = -12 dB.

0 = mute.

7.7.5 PEAK DETECTOR

The peak detector measures the highest audio level (absolute value) on positive peaks for left and right channels. The 8 most significant bits are output in the Q-channel data in place of the CRC bits. Bits 81 to 88 contain the left peak value (bit 88 = MSB) and bits 89 to 96 contain the right peak value (bit 96 = MSB). The values are reset after reading Q-channel data via SDA.



SAA7372

7.8 DAC interface

The SAA7372 is compatible with a wide range of digital-to-analog converters (DACs). Eleven formats are supported and are given in Table 4. Figures 11 and 12 show the Philips I²S-bus and the EIAJ data formats respectively. When the decoder is operated in lock-to-disc mode, the SCLK frequency is dependent on the disc speed factor 'd'. All formats are MSB first and f_s is (44.1 × n) kHz. The polarity of the WCLK and the data can be inverted; selectable by register 7. It should be noted that EF is only a defined output in CD ROM and $1f_s$ modes.

REGISTER 3	SAMPLE FREQUENCY	NUMBER OF BITS	SCLK (MHz)	FORMAT	INTERPOLATION
1010	fs	16	2.1168 × n	CD ROM (I ² S-bus)	no
1011	f _s	16	2.1168 × n	CD ROM (EIAJ)	no
1110	f _s	16/18 ⁽¹⁾	2.1168 × n	Philips I ² S-bus; 16/18 bits ⁽¹⁾	yes
0010	fs	16	2.1168 × n	EIAJ 16 bits	yes
0110	f _s	18	2.1168 × n	EIAJ 18 bits	yes
0000	4f _s	16	8.4672 × n	EIAJ 16 bits	yes
0100	4f _s	18	8.4672 imes n	EIAJ 18 bits	yes
1100	4f _s	18	8.4672 imes n	Philips I ² S-bus; 18 bits	yes
0011	2f _s	16	4.2336 × n	EIAJ 16 bits	yes
0111	2fs	18	4.2336 × n	EIAJ 18 bits	yes
1111	2f _s	18	4.2336 × n	Philips I ² S-bus; 18 bits	yes

Table 4 DAC interface formats

Note

1. In this mode the first 16 bits contain data, but if any of the fade, attenuate or de-emphasis filter functions are activated then the first 18 bits contain data.



7.9 EBU interface

The bi-phase mark digital output signal at pin DOBM is in accordance with the format defined by the IEC958 specification. Three different modes can be selected via register A:

- DOBM pin held LOW
- Data taken before concealment, mute and fade (must always be used for CD ROM modes)
- Data taken after concealment, mute and fade.

7.9.1 FORMAT

The digital audio output consists of 32-bit words ('subframes') transmitted in bi-phase mark code (two transitions for a logic 1 and one transition for a logic 0). Words are transmitted in blocks of 384. Table 5 gives the formats.

FUNCTION	BITS	DESCRIPTION
Sync	0 to 3	-
Auxiliary	4 to 7	not used; normally zero
Error flags	4	CFLG error and interpolation flags when selected by register A
Audio sample	8 to 27	first 4 bits not used (always zero). 2's compliment. LSB = bit 12, MSB = bit 27
Validity flag	28	valid = logic 0
User data	29	used for subcode data (Q-to-W)
Channel status	30	control bits and category code
Parity bit	31	even parity for bits 4 to 30

Table 6Description of Table 5

FUNCTION	DESCRIPTION
Sync	The sync word is formed by violation of the bi-phase rule and therefore does not contain any data. Its length is equivalent to 4 data bits. The 3 different sync patterns indicate the following situations: sync B: start of a block (384 words), word contains left sample; sync M: word contains left sample (no block start) and sync W: word contains right sample.
Audio sample	Left and right samples are transmitted alternately.
Validity flag	Audio samples are flagged (bit 28 = 1) if an error has been detected but was uncorrectable. This flag remains the same even if data is taken after concealment.
User data	Subcode bits Q-to-W from the subcode section are transmitted via the user data bit. This data is asynchronous with the block rate.
Channel status	The channel status bit is the same for left and right words. Therefore a block of 384 words contains 192 channel status bits. The category code is always CD. The bit assignment is given in Table 7.

Table 5 Format

Table 7Bit assignment

FUNCTION	BITS	DESCRIPTION
Control	0 to 3	copy of CRC checked Q-channel control bits 0 to 3; bit 2 is logic 1 when copy permitted; bit 3 is logic 1 when recording has pre-emphasis
Reserved mode	4 to 7	always zero
Category code	8 to 15	CD: bit 8 = logic 1, all other bits = logic 0
Clock accuracy	28 to 29	set by register A; 10 = level I; 00 = level II; 01 = level III
Remaining	16 to 27 and 30 to 191	always zero

7.10 KILL circuit

The KILL circuit detects digital silence by testing for an all-zero or all-ones data word in the left or right channel before the digital filter. The output is switched active LOW when silence has been detected for at least 250 ms, or if mute is active, or in CD ROM modes. Two modes are available which can be selected by register C:

1 pin kill: KILL active LOW indicates silence detected on both left and right channels.

2 pin kill: KILL active LOW indicates silence detected on left channel. V3 active LOW indicates silence detected on right channel.

It should be noted that when mute is active or in CD ROM modes the output(s) are switched LOW.

7.11 Audio features off

The audio features can be turned off (selected by register E) which affects the following functions:

- Digital filter, fade, peak detector, KILL circuit (but outputs KILL, V3 still active) are disabled
- V5 (if selected to be the de-emphasis flag output) and the EBU outputs become undefined.

It should be noted that the EBU output should be set LOW prior to switching the audio features off and after switching audio features back on a full-scale command should be given.

SAA7372

Single-chip digital servo processor and Compact Disc decoder (CD7)

7.12 The VIA interface

The SAA7372 has five pins that can be reconfigured for different applications (see Table 8).

|--|

PIN NAME	PIN NUMBER	TYPE	CONTROL REGISTER ADDRESS	CONTROL REGISTER DATA	FUNCTION
V1	62	input	1100	xxx1	external off-track signal input
			_	xxx0	internal off-track signal used, input may be read via decoder status bit; selected via register 2
V2	63	input	_	_	input may be read via decoder status bit; selected via register 2
V3	42	output	1100	xx0x	KILL output for right channel
			_	x01x	output = 0
			_	x11x	output = 1
V4	41	output	1101	0000	4-line motor drive (using V4 and V5)
			_	xx01	Q-to-W subcode output
			_	xx10	output = 0
			_	xx11	output = 1
V5	40	output	1101	01xx	de-emphasis output (active HIGH)
			_	10xx	output = 0
			_	11xx	output = 1

7.13 Spindle motor control

7.13.1 MOTOR OUTPUT MODES

The spindle motor speed is controlled by a fully integrated digital servo. Address information from the internal ± 8 frame FIFO and disc speed information are used to calculate the motor control output signals. Several output modes, selected by register 6, are supported:

- Pulse density, 2-line (true complement output), (1 × n) MHz sample frequency
- PWM output, 2-line, $(22.05 \times n)$ kHz modulation frequency
- PWM output, 4-line, $(22.05 \times n)$ kHz modulation frequency
- CDV motor mode.

7.13.1.1 Pulse density output mode

In the pulse density mode the motor output pin (MOTO1) is the pulse density modulated motor output signal. A 50% duty factor corresponds with the motor not actuated, higher duty factors mean acceleration, lower mean braking. In this mode, the MOTO2 signal is the inverse of the MOTO1 signal. Both signals change state only on the edges of a $(1 \times n)$ MHz internal clock signal. Possible application diagrams are illustrated in Fig.13.

7.13.1.2 PWM output mode (2-line)

In the PWM mode the motor acceleration signal is put in pulse-width modulation form on the MOTO1 output. The motor braking signal is pulse-width modulated on the MOTO2 output. The timing is illustrated in Fig.14. A typical application diagram is illustrated in Fig.15.







7.13.1.3 PWM output mode (4-line)

Using two extra outputs from the versatile pins interface, it is possible to use the SAA7372 with a 4-input motor bridge. The timing is illustrated in Fig.16. A typical application diagram is illustrated in Fig.17.





7.13.1.4 CDV/CAV output mode

In the CDV motor mode, the FIFO position will be put in pulse-width modulated form on the MOTO1 pin [carrier frequency ($300 \times d$) Hz], where 'd' is the disc speed factor. The PLL frequency signal will be put in pulse-density modulated form (carrier frequency $4.23 \times n$ MHz) on the MOTO2 pin. The integrated motor servo is disabled in this mode.

The PWM signal on MOTO1 corresponds to a total memory space of 20 frames, therefore the nominal FIFO position (half full) will result in a PWM output of 60%.

In the lock to-disc (CAV) mode the CDV motor mode is the only mode that can be used to control the motor.

7.13.2 SPINDLE MOTOR OPERATING MODES

The operation modes of the motor servo is controlled by register 1 (see Table 9).

In the SAA7372 decoder there is an anti-wind-up mode for the motor servo, selected via register 1. When the anti-wind-up mode is activated the motor servo integrator will hold if the motor output saturates.

7.13.2.1 Power limit

In start mode 1, start mode 2, stop mode 1 and stop mode 2, a fixed positive or negative voltage is applied to the motor.

This voltage can be programmed as a percentage of the maximum possible voltage, via register 6, to limit current drain during start and stop. The following power limits are possible;

100% (no power limit), 75%, 50%, or 37% of maximum.

7.13.3 LOOP CHARACTERISTICS

The gain and crossover frequencies of the motor control loop can be programmed via registers 4 and 5. The following parameter values are possible;

Gains: 3.2, 4.0, 6.4, 8.0, 12.8, 16, 25.6 and 32

Crossover frequency $f_4{:}~0.5\times n$ Hz, $0.7\times n$ Hz, $1.4\times n$ Hz, $2.8\times n$ Hz

Crossover frequency $f_3{:}~0.85\times n$ Hz, $1.71\times n$ Hz, $3.42\times n$ Hz

It should be noted that the crossover frequencies f_3 and f_4 are scaled with the overspeed factor 'n' whereas the gains are not.

7.13.4 FIFO OVERFLOW

If FIFO overflow occurs during Play mode (e.g. as a result of motor rotational shock), the FIFO will be automatically reset to 50% and the audio interpolator tries to conceal as much as possible to minimise the effect of data loss.

Table 9	Operating mode	es
---------	----------------	----

MODE	DESCRIPTION
Start mode 1	The disc is accelerated by applying a positive voltage to the spindle motor. No decisions are involved and the PLL is reset. No disc speed information is available for the microcontroller.
Start mode 2	The disc is accelerated as in start mode 1, however the PLL will monitor the disc speed. When the disc reaches 75% of its nominal speed, the controller will switch to jump mode. The motor status signals selectable via register 2 are valid.
Jump mode	Motor servo enabled but FIFO kept reset at 50%, integrator is held. The audio is muted but it is possible to read the subcode. It should be noted that in the CD ROM modes the data, on EBU and the I ² S-bus is not muted.
Jump mode 1	Similar to jump mode but motor integrator is kept at zero. Used for long jumps where there is a large change in disc speed.
Play mode	FIFO released after resetting to 50%. Audio mute released.
Stop mode 1	Disc is braked by applying a negative voltage to the motor. No decisions are involved.
Stop mode 2	The disc is braked as in stop mode 1 but the PLL will monitor the disc speed. As soon as the disc reaches 12% (or 6%, depending on the programmed brake percentage, via register E) of its nominal speed, the MOTSTOP status signal will go HIGH and switch the motor servo to Off mode.
Off mode	Motor not steered.

SAA7372



7.14 Servo part

7.14.1 DIODE SIGNAL PROCESSING

The photo detector in conventional two-stage three-beam compact disc systems normally contains six discrete diodes. Four of these diodes (three for single foucault systems) carry the central aperture signal (CA) while the other two diodes (satellite diodes) carry the radial tracking information. The CA signal is processed into an HF signal (for the decoder function) and LF signal (information for the focus servo loop) before it is supplied to the SAA7372.

The analog signals from the central and satellite diodes are converted into a digital representation using analog-to-digital converters (ADCs). The ADCs are designed to convert unipolar currents into a digital code. The dynamic range of the input currents is adjustable within a given range, which is dependent on the value of external resistor connected to pin I_{refT}. The maximum current for the central diodes and satellite diodes is given in the following formulae;

$$I_{\text{in}(\text{max, central})} = \left(\frac{2.4 \times 10^6}{R_{\text{IrefT}}}\right) \mu A$$
$$I_{\text{in}(\text{max, satellite})} = \left(\frac{1.2 \times 10^6}{R_{\text{IrefT}}}\right) \mu A$$

The V_{RH} voltage is internally generated by control circuitry which ensures that the V_{RH} voltage is adjusted depending on the spread of internal capacitors, using the reference

current generated by the external resistor on I_{refT} . In the application V_{RL} is connected to V_{SSA1} . The maximum input currents for a range of resistors is given Table 10.

Table 10 Maximum current input

	DIODE INPUT CURRENT RANGE		
K _{lref} T (K12)	D1 TO D4 (μA)	R1 AND R2 (μA)	
220	10.909	5.455	
240	10.000	5.000	
270	8.889	4.444	
300	8.000	4.000	
330	7.273	3.636	
360	6.667	3.333	
390	6.154	3.077	
430	5.581	2.791	
470	5.106	2.553	
510	4.706	2.353	
560	4.286	2.143	
620	3.871	1.935	

This mode of V_{RH} automatic adjustment can be selected by the preset latch command.

Alternatively, the dynamic range of the input currents can be made dependent on the ADC reference voltages V_{RL} and V_{RH} . The maximum current for the central diodes and satellite diodes is given in the following formulae;

$$I_{in (max, central)} = f_{sys} \times (V_{RH} - V_{RL}) \times 1.0 \times 10^{-6} \mu A$$

 $I_{\text{in}\,(\text{max, satellite})} = f_{\text{sys}} \times (V_{\text{RH}} - V_{\text{RL}}) \times 0.5 \times 10^{-6} \ \mu\text{A}$

Where $f_{svs} = 4.2336$ MHz.

 V_{RH} is generated internally, and there are 32 levels which can be selected under software control via the preset latch command. With this command the V_{RH} voltage can be set to 2.5 V then modified, decremented one level or incremented, by resending the command the required number of times. In the application V_{RL} is connected to V_{SSA1} .

7.14.2 SIGNAL CONDITIONING

The digital codes retrieved from the ADCs are applied to logic circuitry to obtain the various control signals. The signals from the central aperture diodes are processed to obtain a normalised focus error signal.

$$FE_n = \frac{D1 - D2}{D1 + D2} - \frac{D3 - D4}{D3 + D4}$$

where the detector set-up is assumed as shown in Fig.19.

In the event of single Foucault focusing method, the signal conditioning can be switched under software control such that the signal processing is as follows;

$$FE_n = 2 \times \frac{D1 - D2}{D1 + D2}$$

Preliminary specification

SAA7372

The error signal, FE_n , is further processed by a proportional integral and differential (PID) filter section.

A Focus OK (FOK) flag is generated by means of the central aperture signal and an adjustable reference level. This signal is used to provide extra protection for the track-loss (TL) generation, the focus start-up procedure and the drop out detection.

The radial or tracking error signal is generated by the satellite detector signals R1 and R2. The radial error signal can be formulated as follows;

$$RE_s = (R1 - R2) \times re_gain + (R1 - R2) \times re_offset$$

where the index 's' indicates the automatic scaling operation which is performed on the radial error signal. This scaling is necessary to avoid non-optimum dynamic range usage in the digital representation and reduces the radial bandwidth spread. Furthermore, the radial error signal will be made free from offset during start up of the disc.

The four signals from the central aperture detectors, together with the satellite detector signals generate a track position signal (TPI) which can be formulated as follows;

 $TPI = sign [(D1 + D2 + D3 + D4) - (R1 + R2) \times sum_gain]$

Where the weighting factor sum_gain is generated internally by the SAA7372 during initialization.



7.14.3 FOCUS SERVO SYSTEM

7.14.3.1 Focus start-up

Five initially loaded coefficients influence the start-up behaviour of the focus controller. The automatically generated triangle voltage can be influenced by 3 parameters; for height (ramp_height) and DC offset (ramp_offset) of the triangle and its steepness (ramp_incr).

For protection against false focus point detections two parameters are available which are an absolute level on the CA-signal (CA_start) and a level on the FE_n signal (FE_start). When this CA level is reached the FOK signal becomes true.

If the FOK signal is true and the level on the FE_n signal is reached, the focus PID is enabled to switch on when the next zero crossing is detected in the FE_n signal.

7.14.3.2 Focus position control loop

The focus control loop contains a digital PID controller which has 5 parameters which are available to the user. These coefficients influence the integrating (foc_int), proportional (foc_lead_length, part of foc_parm3) and differentiating (foc_pole_lead, part of foc_parm1) action of the PID and a digital low-pass filter (foc_pole_noise, part of foc_parm2) following the PID. The fifth coefficient foc_gain influences the loop gain.

7.14.3.3 Drop-out detection

This detector can be influenced by one parameter (CA_drop). The FOK signal will become false and the integrator of the PID will hold if the CA signal drops below this programmable absolute CA level. When the FOK signal becomes false it is assumed, initially, to be caused by a black dot.

7.14.3.4 Focus loss detection and fast restart

Whenever FOK is false for longer than approximately 3 ms, it is assumed that the focus point is lost. A fast restart procedure is initiated which is capable of restarting the focus loop within 200 to 300 ms depending on the programmed coefficients of the microcontroller.

7.14.3.5 Focus loop gain switching

The gain of the focus control loop (foc_gain) can be multiplied by a factor of 2 or divided by a factor of 2 during normal operation. The integrator value of the PID is corrected accordingly. The differentiating (foc_pole_lead) action of the PID can be switched at the same time as the gain switching is performed.

7.14.3.6 Focus automatic gain control loop

The loop gain of the focus control loop can be corrected automatically to eliminate tolerances in the focus loop. This gain control injects a signal into the loop which is used to correct the loop gain. Since this decreases the optimum performance, the gain control should only be activated for a short time (for example, when starting a new disc).

7.14.4 RADIAL SERVO SYSTEM

7.14.4.1 Level initialization

During start-up an automatic adjustment procedure is activated to set the values of the radial error gain (re_gain), offset (re_offset) and satellite sum gain (sum_gain) for TPI level generation. The initialization procedure runs in a radial open loop situation and is \leq 300 ms. This start-up time period may coincide with the last part of the motor start-up time period.

Automatic gain adjustment: as a result of this initialization the amplitude of the RE signal is adjusted to within $\pm 10\%$ around the nominal RE amplitude.

Offset adjustment: the additional offset in RE due to the limited accuracy of the start-up procedure is less than \pm 50 nm.

TPI level generation: the accuracy of the initialization procedure is such that the duty factor range of TPI becomes 0.4 < duty factor < 0.6 (definition of duty factor = TPI HIGH/TPI period).

7.14.4.2 Sledge control

The microcontroller can move the sledge in both directions via the steer sledge command.

7.14.4.3 Tracking control

The actuator is controlled using a PID loop filter with user defined coefficients and gain. For stable operation between the tracks, the S-curve is extended over \pm 0.75 of the track. On request from the microcontroller, S-curve extension over \pm 2.25 tracks is used, automatically changing to access control when exceeding those 2.25 tracks.

Both modes of S-curve extension make use of a track-count mechanism. In this mode, track counting results in an 'automatic return-to-zero track', to avoid major music rhythm disturbances in the audio output for improved shock resistance.

The sledge is continuously controlled, or provided with step pulses to reduce power consumption using the filtered value of the radial PID output. Alternatively, the microcontroller can read the average voltage on the radial actuator and provide the sledge with step pulses to reduce power consumption. Filter coefficients of the continuous sledge control can be preset by the user.

7.14.4.4 Access

The access procedure is divided into two different modes (see Table 11), depending on the requested jump size.

Table 11 Access modes

ACCESS TYPE	JUMP SIZE ⁽¹⁾	ACCESS SPEED
Actuator jump	1 - brake_distance	decreasing velocity
Sledge jump	brake_distance - 32768	maximum power to sledge ⁽¹⁾

Note

1. Microcontroller presettable.

The access procedure makes use of a track counting mechanism, a velocity signal based on a fixed number of tracks passed within a fixed time interval, a velocity set point calculated from the number of tracks to go and a user programmable parameter indicating the maximum sledge performance.

If the number of tracks remaining is greater than the brake_distance then the sledge jump mode should be activated, or, the actuator jump should be performed. The requested jump size together with the required sledge breaking distance at maximum access speed defines the brake_distance value.

During the actuator jump mode, velocity control with a PI controller is used for the actuator. The sledge is then continuously controlled using the filtered value of the radial PID output. All filter parameters (for actuator and sledge) are user programmable.

In the sledge jump mode maximum power (user programmable) is applied to the sledge in the correct direction while the actuator becomes idle (the contents of the actuator integrator leaks to zero just after the sledge jump mode is initiated).

SAA7372

7.14.4.5 Radial automatic gain control loop

The loop gain of the radial control loop can be corrected automatically to eliminate tolerances in the radial loop. This gain control injects a signal into the loop which is used to correct the loop gain. Since this decreases the optimum performance, the gain control should only be activated for a short time (for example, when starting a new disc).

This gain control differs from the level initialization. The level initialization should be performed first. The disadvantage of using the level initialization without the gain control is that only tolerances from the front-end are reduced.

7.14.5 OFF-TRACK COUNTING

The track position signal (TPI) is a flag which is used to indicate whether the radial spot is positioned on the track, with a margin of $\pm 1/_4$ of the track-pitch. In combination with the radial polarity flag (RP) the relative spot position over the tracks can be determined. These signals are, however, afflicted with some uncertainties caused by;

- · Disc defects such as scratches and fingerprints
- The HF information on the disc, which is considered as noise by the detector signals.

In order to determine the spot position with sufficient accuracy, extra conditions are necessary to generate a track loss signal (TL) and an off-track counter value. These extra conditions influence the maximum speed and this implies that, internally, one of the following three counting states is selected;

- 1. Protected state: used in normal play situations. A good protection against false detection caused by disc defects is important in this state.
- 2. Slow counting state: used in low velocity track jump situations. In this state a fast response is important rather than the protection against disc defects (if the phase relationship between TL and RP of $\frac{1}{2\pi}$ radians is affected too much, the direction cannot then be determined accurately).
- 3. Fast counting state: used in high velocity track jump situations. Highest obtainable velocity is the most important feature in this state.

SAA7372

Single-chip digital servo processor and Compact Disc decoder (CD7)

7.14.6 DEFECT DETECTION



A defect detection circuit is incorporated into the SAA7372. If a defect is detected, the radial and focus error signals may be zeroed, resulting in better playability. The defect detector can be switched off, applied only to focus control or applied to both focus and radial controls under software control (part of foc_parm1).

The defect detector (see Fig.20) has programmable set points selectable by the parameter defect_parm.

7.14.7 OFF-TRACK DETECTION

During active radial tracking, off-track detection has been realised by continuously monitoring the off-track counter value. The off-track flag becomes valid whenever the off-track counter value is not equal to zero. Depending on the type of extended S-curve, the off-track counter is reset after 0.75 extend or at the original track in the 2.25 track extend mode.

7.14.8 HIGH-LEVEL FEATURES

7.14.8.1 Interrupt mechanism and STATUS pin

The STATUS pin is an output which is active LOW, its output is selected by register 7 to be either the status bit (active LOW) selected by register 2 (only available in 4-wire bus mode) or the interrupt signal generated by the servo part.

8 signals from the interrupt status register are selectable from the servo part via the interrupt_mask parameter. The interrupt is reset by sending the read high-level status command. The 8 signals are listed below:

- 1. Focus lost: drop out of longer than 3 ms.
- 2. Subcode ready.
- 3. Subcode absolute seconds changed.
- 4. Subcode discontinuity detected: new subcode time before previous subcode time, or more than 10 frames later than previous subcode time.
- 5. Radial error: during radial on-track, no new subcode frame occurs within time defined by playwatchtime parameter. During radial jump, less than 4 tracks have

been crossed during time defined by jumpwatchtime parameter.

- 6. Autosequencer state change.
- 7. Autosequencer error.
- 8. Subcode interface blocked: the internal decoder interface is being used.

It should be noted that if the STATUS pin output is selected via register 2 and either the microcontroller writes a different value to register 2 or the decoder interface is enabled then the STATUS output will change.

7.14.8.2 Decoder interface

The decoder interface allows registers 0 to F to be programmed and subcode Q-channel data to be read via servo commands. The interface is enabled/disabled by the preset latch command (and the xtra_preset parameter).

7.14.8.3 Automatic error handling

Three watchdogs are present:

- 1. Focus: detects focus drop out of longer than 3 ms, sets focus lost interrupt, switches off radial and sledge servos, disables drive to disc motor.
- 2. Radial play: started when radial servo is on-track mode and a first subcode frame is found. Detects when maximum time between two subcode frames exceeds time set by playwatchtime parameter; then sets radial error interrupt, switches radial and sledge servos off, puts disc motor in jump mode.
- 3. Radial jump: active when radial servo in long jump or short jump modes. Detects when the off-track counter value decreases by less than 4 tracks between two readings (time interval set by jumpwatchtime parameter); then sets radial jump error, switches radial and sledge servos off to cancel jump.

The focus watchdog is always active, the radial watchdogs are selectable via the radcontrol parameter.

7.14.8.4 Automatic sequencers and timer interrupts

Two automatic sequencers are implemented (and must be initialized after power-on):

- 1. Autostart sequencer: controls the start-up of focus, radial and motor.
- 2. Autostop sequencer: brakes the disc and shuts down servos.

When the automatic sequencers are not used it is possible to generate timer interrupts, defined by the time_parameter coefficient.

7.14.8.5 High-level status

The read high-level status command can be used to obtain the interrupt, decoder, autosequencer status registers and the motor start time. Use of the read high-level status command clears the interrupt status register, and re-enables the subcode read via a servo command.

7.14.9 DRIVER INTERFACE

The control signals (pins RA, FO and SL) for the mechanism actuators are pulse density modulated. The modulating frequency can be set to either 1.0584 MHz (DSD mode) or 2.1168 MHz; controlled via the xtra_preset parameter. An analog representation of the output signals can be achieved by connecting a first-order low-pass filter to the outputs.

During reset (i.e. RESET pin is held LOW) the RA, FO and SL pins are high-impedance.

7.14.10 LASER INTERFACE

The LDON pin (open-drain output) is used to switch the laser off and on. When the laser is on the output is high impedance. The action of the LDON pin is controlled by the xtra_preset parameter; the pin is automatically driven if the focus control loop is active.

7.14.11 RADIAL SHOCK DETECTOR

The shock detector (see Fig.21) can be switched on during normal track following, and detects within an adjustable frequency whether disturbances in the radial spot position relative to the track exceed an adjustable level (controlled by shock_level). Every time the radial tracking error (RE) exceeds this level the radial control bandwidth is switched to twice its original bandwidth and the loop gain is increased by a factor of 4.

The shock detection level is adjustable in 16 steps from 0 to 100% of the traverse radial amplitude which is sent to an amplitude detection unit via an adjustable band-pass filter (controlled by sledge_parm1); lower corner frequency can be set at either 0 or 20 Hz, and upper corner frequency at 750 or 1850 Hz. The shock detector is switched off automatically during jump mode.



7.15 Microcontroller interface

Communication on the microcontroller interface can be set-up in two different modes:

- 1. 4-wire bus mode: protocol compatible with SAA7345 (CD6) and TDA1301 (DSIC2) where:
 - a) SCL = serial bit clock
 - b) SDA = serial data
 - c) RAB = R/W control and data strobe (active HIGH) for writing to registers 0 to F, reading status bit selected via register 2 and reading Q-channel subcode.
 - d) SILD = \overline{R}/W control and data strobe (active LOW) for servo commands.
- I²C-bus mode: I²C-bus protocol where SAA7372 behaves as slave device, activated by setting RAB = HIGH and SILD = LOW where:
 - a) I^2C -bus slave address (write mode) = 30H.
 - b) I²C-bus slave address (read mode) = 31H.
 - c) Maximum data transfer rate = 400 kbits/s

It should be noted that only servo commands can be used therefore, writing to registers 0 to F, reading decoder status and reading Q-channel subcode data must be performed by servo commands.

7.15.1 MICROPROCESSOR INTERFACE (4-WIRE BUS MODE)

7.15.1.1 Writing data to registers 0 to F

The sixteen 4-bit programmable configuration registers, 0 to F (see Table 12), can be written to via the microcontroller interface using the protocol shown in Fig.22.

It should be noted that SILD must be held HIGH; A3 to A0 identifies the register number and D3 to D0 is the data; the data is latched into the register on the LOW-to-HIGH transition of RAB.

7.15.1.2 Writing repeated data to registers 0 to F

The same data can be repeated several times (e.g. for a fade function) by applying extra RAB pulses as shown in Fig.23. It should be noted that SCL must stay HIGH between RAB pulses.

7.15.1.3 Reading decoder status information on SDA

There are several internal status signals, selected via register 2, which can be made available on the SDA line;:

SUBQREADY-I: LOW if new subcode word is ready in Q-channel register.

MOTSTART1: HIGH if motor is turning at 75% or more of nominal speed.

MOTSTART2: HIGH if motor is turning at 50% or more of nominal speed.

MOTSTOP: HIGH if motor is turning at 12% or less of nominal speed. Can be set to indicate 6% or less (instead of 12% or less) via register E.

PLL Lock: HIGH if sync coincidence signals are found.

V1: follows input on V1 pin.

V2: follows input on V2 pin.

MOTOR-OV: HIGH if the motor servo output stage saturates.

FIFO-OV: HIGH if FIFO overflows.

SHOCK: MOTSTART2 + PLL Lock + MOTOR-OV + FIFO-OV + servo interrupt signal + OTD (HIGH if shock detected).

LA-SHOCK: latched SHOCK signal.

The status read protocol is shown in Fig.24. It should be noted that SILD must be held HIGH.

7.15.1.4 Reading Q-channel subcode

To read the Q-channel subcode direct in the 4-wire bus mode, the SUBQREADY-I signal should be selected as status signal. The subcode read protocol is illustrated in Fig.25.

It should be noted that SILD must be held HIGH; after subcode read starts, the microcontroller may take as long as it wants to terminate the read operation; when enough subcode has been read (1 to 96 bits), terminate reading by pulling RAB LOW.

Alternatively, the Q-channel subcode can be read using a servo command as follows:

- Use the read high-level status command to monitor the subcode ready signal.
- Send the read subcode command, and read the required number of bytes (up to 12).
- Send the read high-level status command; to re-enable the decoder interface.

7.15.1.5 Behaviour of the SUBQREADY-I signal

When the CRC of the Q-channel word is good, and no subcode is being read, the SUBQREADY-I status signal will react as shown in Fig.26. When the CRC is good and the subcode is being read, the timing in Fig.27 applies.

SAA7372

If t_1 (SUBQREADY-I status LOW to end of subcode read) is below (2.6/n) ms, then $t_2 = (13.1/n)$ ms [i.e. the microcontroller can read all subcode frames if it completes the read operation within (2.6/n) ms after the subcode is ready]. If this criterion is not met, it is only possible to guarantee that t_3 will be below (26.2/n) ms (approximately).

If subcode frames with failed CRCs are present, the t_2 and t_3 times will be increased by (13.1/n) ms for each defective subcode frame.

It should be noted that in the lock-to-disc mode 'n' is replaced by 'd', which is the disc speed factor.

7.15.1.6 Write servo commands

A write data command is used to transfer data (a number of bytes) from the microcontroller, using the protocol shown in Fig.28. The first of these bytes is the command byte and the following are data bytes; the number (between 1 and 7) depends on the command byte.

It should be noted that RAB must be held LOW; the command or data is interpreted by the SAA7372 after the HIGH-to-LOW transition of SILD; there must be a minimum time of 70 μ s between SILD pulses.

7.15.1.7 Writing repeated data in servo commands

The same data byte can be repeated by applying extra SILD pulses as shown in Fig.29. SCL must stay HIGH between the SILD pulses.

7.15.1.8 Read servo commands

A read data command is used to transfer data (status information) to the microcontroller, using the protocol shown in Fig.30. The first byte written determines the type of command. After this byte a variable number of bytes can be read. It should be noted that RAB must be held LOW; after the end of the command byte (LOW-to-HIGH transition on SILD) there must be a delay of 70 µs before reading data is started (i.e the next HIGH-to-LOW transition on SILD); there must be a minimum time of 70 µs between SILD pulses.

7.15.2 MICROCONTROLLER INTERFACE (I²C-BUS MODE)

Bytes are transferred over the interface in groups (i.e. servo commands) of which there are two types: write data commands and read data commands.

The sequence for a write data command (that requires 3 data bytes) is as follows;

- Send START condition
- Send address 30H (write)
- Write command byte
- Write data byte 1
- Write data byte 2.
- Write data byte 3
- Send STOP condition.

It should be noted that more than one command can be sent in one write sequence.

The sequence for a read data command (that reads 2 data bytes) is as follows;

- Send START condition
- Send address 30H (write)
- Write command byte
- Send STOP condition.
- Send START condition
- Send address 31H (read)
- Read data byte 1
- Read data byte 2
- Send STOP condition.

It should be noted that the timing constraints specified for the read and write servo commands must still be adhered to.

RAB (microcontroller)		
SCL (microcontroller)		
SDA (microcontroller)	A3 X A2 X A1 X A0 X D3 X D2 X D1 X D0	
SDA (SAA7372) -	high-impedance	
	Fig.22 Microcontroller write protocol for registers 0 to F.	

RAB (microcontroller)		
SCL (microcontroller)		
SDA (microcontroller)	A3 X A2 X A1 X A0 X D3 X D2 X D1 X D0	
SDA (SAA7372)	high-impedance	
Fig.23	Microcontroller write protocol for registers 0 to F (repeat mode).	

RAB (microcontroller)		
SCL (microcontroller)		_
SDA (microcontroller)	high-impedance	_
SDA (SAA7372)	<	
	MGC:	976
Fig.24 Micro	ocontroller read protocol for decoder status on SDA.	

SAA7372

Single-chip digital servo processor and Compact Disc decoder (CD7)

RAB (microcontroller)	
SCL	
(microcontroller) _	
SDA (SAA737	⁷ 2) { CRC Q1 \ Q2 \ Q3 \ \ \Qn-2\Qn-1\ Qn \
	Fig 25 Microcontroller protocol for reading O-channel subcode
	rig.zo microcontroller protocol for reading & channel subcode.



SAA7372

Single-chip digital servo processor and Compact Disc decoder (CD7)



SILD (microcontroller)	
SCL (microcontroller)	
SDA (microcontroller)	D7 X D6 X D5 X D4 X D3 X D2 X D1 X D0
SDA (SAA7372)	command or data byte
	high-impedance
	microcontroller write (one byte: command or data)
SILD (microcontroller)	
SDA (microcontroller)	COMMAND DATA1 DATA2 DATA3
	microcontroller write (full command)
	Fig.28 Microcontroller protocol for write servo commands.



SILD - (microcontroller)	
SCL (microcontroller)	
SDA (SAA7372) -	D7 V D6 V D5 V D4 V D3 V D2 V D1 V D0 data byte
	microcontroller read (one data byte)
SILD - (microcontroller)	
SDA (SAA7372) -	DATA1 DATA2 DATA3
SDA (microcontroller)	COMMAND MGC384 microcontroller read (full command)
	Fig.30 Microcontroller protocol for read servo commands.

SAA7372

7.15.3 SUMMARY OF FUNCTIONS CONTROLLED BY REGISTERS 0 TO F

Table 12 Registers 0 to F

REGISTER	ADDRESS	DATA	FUNCTION	INITIAL ⁽¹⁾
0	0000	0000	mute	reset
(fade and		0010	attenuate	_
attenuation)		0001	full scale	_
		0100	step down	_
		0101	step up	_
1	0001	x000	motor off mode	reset
(motor mode)		x 001	motor stop mode 1	-
		x010	motor stop mode 2	_
		x011	motor start mode 1	-
		x100	motor start mode 2	_
		x101	motor jump mode	-
		x111	motor play mode	-
		x110	motor jump mode 1	-
		1xxx	anti-windup active	_
		0xxx	anti-windup off	reset
2	0010	0000	status = SUBQREADY-I	reset
(status control)		0001	status = MOTSTART1	_
		0010	status = MOTSTART2	-
		0011	status = MOTSTOP	-
		0100	status = PLL Lock	-
		0101	status = V1	_
		0110	status = V2	-
		0111	status = MOTOR-OV	_
		1000	status = FIFO overflow	-
		1001	status = shock detect	_
		1010	status = latched shock detect	-
		1011	status = latched shock detect reset	-
3	0011	1010	I ² S-bus; CD-ROM mode	-
(DAC output)		1011	EIAJ; CD-ROM mode	_
		1100	I ² S-bus; 18-bit; 4f _s mode	reset
		1111	I ² S-bus; 18-bit; 2f _s mode	-
		1110	I ² S-bus; 16-bit; f _s mode	_
		0000	EIAJ; 16-bit; 4f _s	_
		0011	EAIJ; 16-bit; 2f _s	-
		0010	EIAJ; 16-bit; f _s	-
		0100	EIAJ; 18-bit; 4f _s	_
		0111	EIAJ; 18-bit; 2f _s	_
		0110	EIAJ; 18-bit; f _s	_

REGISTER	ADDRESS	DATA	FUNCTION	INITIAL ⁽¹⁾
4	0100	x000	motor gain G = 3.2	reset
(motor gain)		x001	motor gain G = 4.0	_
		x010	motor gain G = 6.4	_
		x011	motor gain G = 8.0	_
		x100	motor gain G = 12.8	_
		x101	motor gain G = 16.0	_
		x110	motor gain G = 25.6	_
		x111	motor gain G = 32.0	_
		0xxx	disable comparator clock divider	reset
		1xxx	enable comparator clock divider; only if SELLPLL set HIGH	_
5	0101	xx00	motor f4 = $0.5 \times n$ Hz	reset
(motor bandwidth)		xx01	motor f4 = $0.7 \times n Hz$	_
		xx10	motor f4 = $1.4 \times n Hz$	_
		xx11	motor f4 = $2.8 \times n$ Hz	_
		00xx	motor f3 = $0.85 \times n$ Hz	reset
		01xx	motor f3 = $1.71 \times n$ Hz	_
		10xx	motor f3 = $3.42 \times n$ Hz	_
6	0110	xx00	motor power maximum 37%	reset
(motor output		xx01	motor power maximum 50%	-
configuration)		xx10	motor power maximum 75%	_
		xx11	motor power maximum 100%	_
		00xx	MOTO1, MOTO2 pins 3-state	reset
		01xx Motor IS = 1.71 × ITH2 10xx motor f3 = 3.42 × n Hz xx00 motor power maximum 37% xx01 motor power maximum 50% xx10 motor power maximum 75% xx11 motor power maximum 100% 00xx MOTO1, MOTO2 pins 3-state 01xx motor PWM mode 10xx motor CDV mode	-	
		xx01 motor power maximum 30% xx10 motor power maximum 75% xx11 motor power maximum 100% 00xx MOTO1, MOTO2 pins 3-state 01xx motor PWM mode 10xx motor PDM mode 11xx motor CDV mode		_
		11xx	motor f4 = $0.7 \times n$ Hzmotor f4 = $1.4 \times n$ Hzmotor f4 = $2.8 \times n$ Hzmotor f3 = $0.85 \times n$ Hzmotor f3 = $1.71 \times n$ Hzmotor f3 = $3.42 \times n$ Hzmotor power maximum 37%motor power maximum 50%motor power maximum 75%motor power maximum 100%MOTO1, MOTO2 pins 3-statemotor PUM modemotor CDV modeinterrupt signal from servo at STATUS pinstatus bit from decoder status register at STATUS pinDAC data normal valueDAC data inverted valueleft channel first at DAC (WCLK normal)	_
7	0111	xx00	interrupt signal from servo at STATUS pin	reset
(DAC output and		xx10	status bit from decoder status register at STATUS pin	_
status control)		x0xx	DAC data normal value	reset
		x1xx	DAC data inverted value	-
		0xxx	left channel first at DAC (WCLK normal)	reset
		1xxx	right channel first at DAC (WCLK inverted)	_
8 (PLL loop filter bandwidth)			see Table 13	
9	1001	0011	PLL loop filter equalization	reset
(PLL equalization)		0001	PLL 30 ns over-equalization	_
		0010	PLL 15 ns over-equalization	_
		0100	PLL 15 ns under-equalization	_
		0101	PLL 30 ns under-equalization	_

REGISTER	ADDRESS	DATA	FUNCTION	INITIAL ⁽¹⁾
Α	1010	xx0x	EBU data before concealment	_
(EBU output)		xx1x	EBU data after concealment and fade	reset
		x0x0	level II clock accuracy (<1000 ppm)	reset
		x0x1	level I clock accuracy (<50 ppm)	_
		x1x0	level III clock accuracy (>1000 ppm)	_
		x1x1	EBU off - output LOW	_
		0xxx	flags in EBU off	reset
		1xxx	flags in EBU on	_
B (speed control)	1011	x0xx	33.8688 MHz crystal present, or 8.4672 MHz crystal with SELPLL set HIGH	reset
		x1xx	16.9344 MHz crystal present	-
		0xxx	single-speed mode	reset
		1xxx	double-speed mode	-
		xx00	standby 1:'CD-STOP' mode	reset
		xx10	standby 2:'CD-PAUSE' mode	-
		xx11	operating mode	-
C (versatile pins	1100	xxx1	external off-track signal input at V1	-
		xxx0	internal off-track signal used (V1 may be read via STATUS)	reset
Interface)		xx0x	kill-L at KILL output, kill-R at V3 output	-
		001x	V3 = 0; single KILL output	reset
		x1x1EBU off - output LOW0xxxflags in EBU off1xxxflags in EBU onx0xx33.8688 MHz crystal present, or 8.4672 MHz crystal with SELPLL set HIGHx1xx16.9344 MHz crystal present0xxxsingle-speed mode1xxxdouble-speed modexx00standby 1:'CD-STOP' modexx11operating modexxx1external off-track signal input at V1xxx0internal off-track signal used (V1 may be read via STATUS)xx0xkill-L at KILL output, kill-R at V3 output001xV3 = 0; single KILL output001xV3 = 1; single KILL output00004-line motor (using V4 and V5)xx11V4 = 0xx11V4 = 101xxV5 = 011xxV5 = 100xxaudio features disabled01xxudio features disabled01xxkilo features enabledxx0xlock-to-disc mode disabled		-
D	1101	0000	4-line motor (using V4 and V5)	-
(versatile pins		xx01	Q-to-W subcode at V4	-
interface)		xx10	V4 = 0	-
		xx11	V4 = 1	reset
		01xx	de-emphasis signal at V5, no internal de-emphasis filter	-
		10xx	V5 = 0	-
		11xx	V5 = 1	reset
E	1110	00xx	audio features disabled	_
		01xx	audio features enabled	reset
		xx0x	lock-to-disc mode disabled	reset
		xx1x	lock-to-disc mode enabled	_
		xxx0	motor brakes to 12%	reset
		xxx1	motor brakes to 6%	_

SAA7372

REGISTER	ADDRESS	DATA	FUNCTION	INITIAL ⁽¹⁾
F	1111	x000	subcode interface off	reset
(subcode interface)	x100 0xxx	x100	subcode interface on	-
		0xxx	4-wire subcode	reset
		1xxx	3-wire subcode	_

Note

1. The initial column shows the power-on reset state.

 Table 13
 Loop filter bandwidth

REGISTER	ADDRESS	DATA	LOOP BANDWIDTH (Hz)	INTERNAL BANDWIDTH (Hz)	LOW-PASS BANDWIDTH (Hz)	INITIAL ⁽¹⁾													
8	1000	0000	1640 × n	525 × n	8400 × n	-													
(PLL loop filter		0001	3279 imes n	263 × n	16800 × n	_													
bandwidth)		0010	6560 × n	131 × n	33600 × n	_													
		0100	1640 × n	1050 × n	8400 × n	-													
		0101	3279 imes n	525 × n	16800 × n	-													
		0110	6560 × n	263 × n	33600 × n	-													
			1000	1640 × n	2101 × n	8400 × n	-												
		1001	3279 × n	1050 × n	16800 × n	reset													
																1010	6560 × n	525 × n	33600 × n
		1100	1640 × n	4200 × n	8400 × n	-													
		1101	3279 × n	2101 × n	16800 × n	_													
		1110	6560 × n	1050 × n	33600 × n	_													

Note

1. The initial column shows the power-on reset state.

Single-chip digital servo processor and
Compact Disc decoder (CD7)

7.15.4 SUMMARY OF SERVO COMMANDS

A list of the servo commands are given in Table 14. It should be noted that these are not fully backwards compatible with DSIC2.

Table 14 CD7 servo commands

COMMANDS	CODE	BYTES	PARAMETERS
Write commands			
Write_focus_coefs1	17H	7	<foc_parm3> <foc_int> <ramp_incr> <ramp_height> <ramp_offset> <fe_start> <foc_gain></foc_gain></fe_start></ramp_offset></ramp_height></ramp_incr></foc_int></foc_parm3>
Write_focus_coefs2	27H	7	<defect_parm> <rad_parm_jump> <vel_parm2> <vel_parm1> <foc_parm1> <foc_parm2> <ca_drop></ca_drop></foc_parm2></foc_parm1></vel_parm1></vel_parm2></rad_parm_jump></defect_parm>
Write_focus_command	33H	3	<foc_mask> <foc_stat> <shock_level></shock_level></foc_stat></foc_mask>
Focus_gain_up	42H	2	<foc_gain> <foc_parm1></foc_parm1></foc_gain>
Focus_gain_down	62H	2	<foc_gain> <foc_parm1></foc_parm1></foc_gain>
Write_radial coefs	57H	7	<rad_length_lead> <rad_int> <rad_parm_play> <rad_pole_noise> <rad_gain> <sledge_parm2> <sledge_parm_1></sledge_parm_1></sledge_parm2></rad_gain></rad_pole_noise></rad_parm_play></rad_int></rad_length_lead>
Preset_Latch	81H	1	<chip_init></chip_init>
Radial_off	C1H	1	'1CH'
Radial_init	C1H	1	'3CH'
Short_jump	СЗН	3	<tracks_hi> <tracks_lo> <rad_stat></rad_stat></tracks_lo></tracks_hi>
Long_jump	C5H	5	<brake_dist> <sledge_u_max> <tracks_hi> <tracks_lo> <rad_stat></rad_stat></tracks_lo></tracks_hi></sledge_u_max></brake_dist>
Steer_sledge	B1H	1	<sledge_level></sledge_level>
Preset_init	93H	3	<re_offset> <re_gain> <sum_gain></sum_gain></re_gain></re_offset>
Write_decoder_reg ⁽¹⁾	D1H	1	<decoder_reg_data></decoder_reg_data>
Write_parameter	A2H	2	<param_ram_addr> <param_data></param_data></param_ram_addr>
Read commands			
Read_Q_subcode ⁽¹⁾⁽²⁾	0H	up to 12	<q_sub110> <peak_l> <peak_r></peak_r></peak_l></q_sub110>
Read_status	70H	up to 5	<foc_stat> <rad_stat> <rad_int_lpf> <tracks_hi> <tracks_lo></tracks_lo></tracks_hi></rad_int_lpf></rad_stat></foc_stat>
Read_hilevel_status ⁽³⁾	E0H	up to 4	<intreq> <dec_stat> <seq_stat> <motor_start_time></motor_start_time></seq_stat></dec_stat></intreq>
Read_aux_status	F0H	up to 3	<re_offset> <re_gain> <sum_gain></sum_gain></re_gain></re_offset>

Notes

1. These commands only available when internal decoder interface is enabled.

2. <peak_l> and <peak_r> bytes are clocked out LSB first.

3. Decoder status flag information in <dec_stat> is only valid when the internal decoder interface is enabled.

7.15.5 SUMMARY OF SERVO COMMAND PARAMETERS

Table 15 Servo command parameters

PARAMETER	RAM ADDRESS	AFFECTS	POR VALUE	DETERMINES
foc_parm_1	-	focus PID	-	end of focus lead
				defect detector enabling
foc_parm_2	_	focus PID	_	focus low-pass
				focus error normalising
foc_parm_3	_	focus PID	-	focus lead length
				minimum light level
foc_int	14H	focus PID	_	focus integrator crossover frequency
foc_gain	15H	focus PID	70H	focus PID loop gain
CA_drop	12H	focus PID	_	sensitivity of drop-out detector
ramp_offset	16H	focus ramp	_	asymmetry of focus ramp
ramp_height	18H	focus ramp	_	peak-to-peak value of ramp voltage
ramp_incr	_	focus ramp	_	slope of ramp voltage
FE_start	19H	focus ramp	_	minimum value of focus error
rad_parm_play	28H	radial PID	-	end of radial lead
rad_pole_noise	29H	radial PID	_	radial low-pass
rad_length_lead	1CH	radial PID	_	length of radial lead
rad_int	1EH	radial PID	-	radial integrator crossover frequency
rad_gain	2AH	radial PID	70H	radial loop gain
rad_parm_jump	27H	radial jump	_	filter during jump
vel_parm1	1FH	radial jump	_	PI controller crossover frequencies
vel_parm2	32H	radial jump	_	jump pre-defined profile
speed_threshold	48H	radial jump	-	maximum speed in fastrad mode
hold_mult	49H	radial jump	00H	sledge bandwidth during jump
brake_dist_max	21H	radial jump	-	maximum sledge distance allowed in fast actuator steered mode
sledge_long_brake	58H	radial jump	7FH	brake distance of sledge
sledge_Umax	_	sledge	_	voltage on sledge during long jump
sledge_level	_	sledge	_	voltage on sledge when steered
sledge_parm_1	36H	sledge	_	sledge integrator crossover frequency
sledge_parm_2	17H	sledge	_	sledge low-pass frequencies
				sledge gain
				sledge operation mode
sledge_pulse1	46H	pulsed sledge	_	pulse width
sledge_pulse2	64H	pulsed sledge	_	pulse height
defect_parm	_	defect detector	_	defect detector setting
shock_level	_	shock detector	_	shock detector operation
playwatchtime	54H	watchdog	_	radial on-track watchdog time
jumpwatchtime	57H	watchdog	_	radial jump watchdog time-out

PARAMETER	RAM ADDRESS	AFFECTS	POR VALUE	DETERMINES
radcontrol	59H	watchdog	-	enable/disable automatic radial off feature
chip_init	-	set-up	-	V _{RH} level setting
				enable/disable decoder interface
xtra_preset	4AH	set-up	38H	laser on/off
				RA, FO and SL PDM modulating frequency
				microcontroller communication to decoder part
cd6cmd	4DH	decoder interface	-	decoder part commands
interrupt_mask	53H	STATUS pin		enabled interrupts
seq_control	42H	autosequencer	-	autosequencer control
focus_start_time	5EH	autosequencer	-	focus start time
motor_start_time1	5FH	autosequencer		motor start 1 time
motor_start_time2	60H	autosequencer	-	motor start 2 time
radial_init_time	61H	autosequencer	Ι	radial initialization time
brake_time	62H	autosequencer		brake time
RadCmdByte	63H	autosequencer	-	radial command byte
osc_inc	68H	focus/radial AGC	-	AGC control
				frequency of injected signal
phase_shift	67H	focus/radial AGC	-	phase shift of injected signal
level1	69H	focus/radial AGC	-	amplitude of signal injected
level2	6AH	focus/radial AGC	_	amplitude of signal injected
agc_gain	6CH	focus/radial AGC	_	focus/radial gain

SAA7372

8 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DD}	supply voltage	note 1	-0.5	+6.5	V
V _{I(max)}	maximum Input voltage (any input)		-0.5	V _{DD} + 0.5	V
Vo	output voltage (any output)		-0.5	+6.5	V
V _{DDdiff}	difference between V_{DDA} and V_{DDD}		-	± 0.25	V
lo	output current (continuous)		-	± 20	mA
I _{IK}	DC input diode current (continuous)		-	± 20	mA
T _{amb}	operating ambient temperature		-10	+70	°C
T _{stg}	storage temperature		-55	+125	°C
V _{es}	electrostatic handling	note 2	-2000	+2000	V
		note 3	-200	+200	V

Notes

- 1. All V_{DD} and V_{SS} connections must be made externally to the same power supply.
- 2. Equivalent to discharging a 100 pF capacitor via a 1.5 k Ω series resistor with a rise time of 15 ns.
- 3. Equivalent to discharging a 200 pF capacitor via a 2.5 μ H series inductor.

9 OPERATING CHARACTERISTICS

 V_{DD} = 3.4 to 5.5 V; V_{SS} = 0 V; T_{amb} = -10 to +70 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT		
Supply								
V _{DD}	supply voltage		3.4	5.0	5.5	V		
I _{DD}	supply current	V _{DD} = 5 V; n = 1 mode	_	49	-	mA		
Decoder an	Decoder analog front-end (V _{DDA} = 5 V; V _{SSA} = 0 V; T _{amb} = 25 °C)							
COMPARATOR	R INPUTS: HFIN AND HFREF							
f _{clk}	clock frequency	note 1	8	-	70	MHz		
V _{th(sw)}	switching voltage threshold		1.2	-	$V_{DD} - 0.8$	V		
V _{tpt}	HFIN input voltage level		-	1.0	-	V		
REFERENCE GENERATOR: Iref								
V _{Iref}	reference voltage level (pin 18)		_	0.5V _{DD}	_	V		

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Servo analog part (V _{DDA} = 5 V; V _{SSA} = 0 V; T _{amb} = 25 °C)						
PINS D1 TO D4, R1, R2, V _{RH} , V _{RL} AND I _{refT}						
I _{refT}	input reference current		1.935	_	5.45	μA
R _{IrefT}	external resistor on pin 10		220	_	620	kΩ
V _{IrefT}	voltage on reference current input		-	1.2	-	V
I _{D(max)}	maximum input current for central diode input signal	note 2	3.871	_	10.9	μA
I _{R(max)}	maximum input current for satellite diode input signal	note 2	1.935	_	5.45	μA
V _{RL}	LOW level reference voltage		0	0	0	V
V _{RH}	HIGH level reference	output state 0; note 3	-	0.5	-	V
	voltage	output state v; note 3	-30%	$0.5 imes 10^{v/44.4}$	+30%	V
		output state 31; note 3	-	2.5	-	V
(THD+N)/S	total harmonic distortion plus noise	at 0 dB; note 4	_	-50	-45	dB
S/N	signal-to-noise ratio		_	55	-	dB
PSRR	power supply ripple rejection at V_{DDA2}	note 5	_	45	_	dB
G _{tol}	gain tolerance	note 6	-12	0	+12	%
ΔG_v	variation of gain between channels		_	-	2	%
α _{cs}	channel separation		-	60	-	dB
Digital inputs						
INPUTS: RESET, V1, V2, SELPLL (CMOS INPUT WITH PULL-UP RESISTOR AND HYSTERESIS)						
V _{thr(sw)}	switching voltage threshold rising		-	-	0.8V _{DDD}	V
V _{thf(sw)}	switching voltage threshold falling		0.2V _{DDD}	-	-	V
V _{hys}	hysteresis voltage		-	0.33V _{DDD}	-	V
R _{I(pu)}	input pull-up resistance	V _i = 0 V	-	50	-	kΩ
C _{in}	input capacitance		-	_	10	pF
t _{resL}	reset pulse width (active LOW)	RESET only	1	_	_	μs
INPUTS: SCL	, RAB, SILD AND RCK (CMOS	INPUT)				
V _{IL}	LOW level input voltage		-0.3	-	0.3V _{DD}	V
V _{IH}	HIGH level input voltage		0.7V _{DD}	-	V _{DD} + 0.3	V
ILI	input leakage current	$V_i = 0 - V_{DD}$	-10		+10	μA
C _{in}	input capacitance		_	_	10	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Digital outputs							
OUTPUT: CL4	4						
V _{OL}	LOW level output voltage	I _{OL} = 1 mA	0	_	0.4	V	
V _{OH}	HIGH level output voltage	I _{OH} = -1 mA	V _{DDD} - 0.4	_	V _{DDD}	V	
CL	load capacitance		-	_	25	pF	
tr	output rise time	C _L = 20 pF; 0.8 to (V _{DDD} - 0.8)	-	_	20	ns	
t _f	output fall time	$C_L = 20 \text{ pF};$ (V _{DDD} - 0.8) to 0.8	-	-	20	ns	
OUTPUT: CL	16	•	•			•	
V _{OL}	LOW level output voltage	I _{OL} = 1 mA	0	-	0.4	V	
V _{OH}	HIGH level output voltage	$I_{OH} = -1 \text{ mA}$	V _{DDD} - 0.4	-	V _{DDD}	V	
CL	load capacitance		-	_	50	pF	
t _r	output rise time	C _L = 20 pF; 0.8 – (V _{DDD} – 0.8)	-	_	15	ns	
t _f	output fall time	$C_L = 20 \text{ pF};$ (V _{DDD} - 0.8) - 0.8	-	-	15	ns	
OUTPUTS: V4	4 and V5						
V _{OL}	LOW level output voltage	$V_{DDD} = 4.5 \text{ to } 5.5 \text{ V};$ $I_{OL} = 10 \text{ mA}$	0	-	1.0	V	
		V_{DDD} = 3.4 to 5.5 V; I _{OL} = 5 mA	0	-	1.0	V	
V _{OH}	HIGH level output voltage	$V_{DDD} = 4.5 \text{ to } 5.5 \text{ V};$ $I_{OH} = -10 \text{ mA}$	V _{DDD} – 1	-	V _{DDD}	V	
		$V_{DDD} = 3.4 \text{ to } 5.5 \text{ V};$ $I_{OH} = -5 \text{ mA}$	V _{DDD} – 1	-	V _{DDD}	V	
CL	load capacitance		-	_	50	pF	
t _r	output rise time	C _L = 20 pF; 0.8 – (V _{DDD} – 0.8)	-	_	10	ns	
t _f	output fall time	$C_L = 20 \text{ pF};$ (V _{DDD} - 0.8) - 0.8	-	-	10	ns	
Open-drain	outputs						
OUTPUTS: C	FLG, C2FAIL, STATUS, KILL,	V3 AND LDON (OPEN-DF	RAIN OUTPUT W	ITH PROTECTIO	N DIODE TO V _D	D)	
V _{OL}	LOW level output voltage	I _{OL} = 1 mA	0	_	0.4	V	
I _{OL}	LOW level output current		-	_	2	mA	
CL	load capacitance		-	_	25	pF	
t _f	output fall time	C _L = 20 pF; (V _{DDD} – 0.8) – 0.8	-	-	30	ns	

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
3-state outputs						
OUTPUTS: EI	F, CLK, WCLK, DATA AND CL1	1				
V _{OL}	LOW level output voltage	I _{OL} = 1 mA	0	_	0.4	V
V _{OH}	HIGH level output voltage	I _{OH} = -1 mA	V _{DD} - 0.4	_	V _{DD}	V
CL	load capacitance		-	-	50	pF
t _r	output rise time	$C_L = 20 \text{ pF};$ 0.8 - (V _{DD} - 0.8)	-	-	15	ns
t _f	output fall time	$C_L = 20 \text{ pF};$ (V _{DD} - 0.8) - 0.8	-	-	15	ns
I _{ZO}	output 3-state leakage current	$V_i = 0 - V_{DD}$	-10	-	+10	μA
OUTPUT: CL'	11					
t _H	output HIGH time (relative to clock period)	V _o = 1.5 V	45	50	55	%
OUTPUTS: R	A, FO, SL, SBSY, SFSY AND S	UB				•
V _{OL}	LOW level output voltage	I _{OL} = 1 mA	0	_	0.4	V
V _{OH}	HIGH level output voltage	I _{OH} = -1 mA	V _{DD} - 0.4	-	V _{DD}	V
CL	load capacitance		_	_	25	pF
tr	output rise time	$C_L = 20 \text{ pF};$ 0.8 - (V _{DD} - 0.8)	-	-	20	ns
t _f	output fall time	$C_L = 20 \text{ pF};$ (V _{DD} - 0.8) - 0.8	-	-	20	ns
I _{ZO}	3-state leakage current	$V_i = 0 - V_{DD}$	-10	-	+10	μA
OUTPUTS: MOTO1, MOTO2 AND DOBM						
V _{OL}	LOW level output voltage	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V};$ $I_{OL} = 10 \text{ mA}$	0	-	1.0	V
		$V_{DD} = 3.4 \text{ to } 5.5 \text{ V};$ $I_{OL} = 5 \text{ mA}$	0	-	1.0	V
V _{OH}	HIGH level output voltage	$V_{DD} = 4.5 \text{ to } 5.5 \text{ V};$ $I_{OL} = -10 \text{ mA}$	V _{DD} – 1	-	V _{DD}	V
		$V_{DD} = 3.4 \text{ to } 5.5 \text{ V};$ $I_{OL} = -5 \text{ mA}$	V _{DD} – 1	-	V _{DD}	V
CL	load capacitance		_	_	50	pF
t _r	output rise time	$C_L = 20 \text{ pF};$ 0.8 - (V _{DD} - 0.8)	-	-	10	ns
t _f	output fall time	$C_L = 20 \text{ pF};$ (V _{DD} - 0.8) - 0.8	-	-	10	ns
I _{ZO}	3-state leakage current	$V_i = 0 - V_{DD}$	-10	_	+10	μA

SAA7372

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Digital input/output							
INPUT/OUTPUT: SDA [CMOS INPUT/OPEN-DRAIN I ² C-BUS OUTPUT (WITH PROTECTION DIODE TO V_{DDD})]							
VIL	LOW level input voltage		-0.3	-	0.3V _{DDD}	V	
V _{IH}	HIGH level input voltage		0.7V _{DDD}	-	V _{DDD} + 0.3	V	
I _{ZO}	3-state leakage current	$V_i = 0 - V_{DDD}$	-10	-	+10	μA	
C _{in}	input capacitance		-	-	10	pF	
V _{OL}	LOW level output voltage	I _{OL} = 2 mA	0	-	0.4	V	
I _o	output current		-	-	4	mA	
CL	load capacitance		-	-	50	pF	
t _f	output fall time	C _L = 20 pF; (V _{DDD} - 0.8) - 0.8	-	-	15	ns	
Crystal osc	illator						
INPUT: CRIN	(EXTERNAL CLOCK)						
V _{IL}	LOW level input voltage		-0.3	-	0.3V _{DD}	V	
V _{IH}	HIGH level input voltage		0.7V _{DD}	-	V _{DD} + 0.3	V	
ILI	input leakage current		-10	-	+10	μA	
C _{in}	input capacitance		-	-	10	pF	
OUTPUT: CR	OUT; see Figs 3 and 4						
f _{xtal}	crystal frequency	note 7	8	8.4672	35	MHz	
g _m	mutual conductance at 100 kHz		-	10	-	mA/V	
G _V	small signal voltage gain	$G_V = g_m \times R_O$	-	18	-	V/V	
C _{fb}	feedback capacitance		-	-	5	pF	
C _{out}	output capacitance		-	-	10	pF	

Notes

- 1. Highest clock frequency at which data slicer produces 1010 output in analog self-test mode.
- V_{RL} = 0 V, f_{sys} = 4.2336 MHz. The maximum input current depends on the value of the external resistor connected to I_{refT}:

a) For D1 to D4: I_{max} = 2.4 / R_{IrefT} \Rightarrow 2.4 / 220 k Ω = 10.9 μA

b) For R1 and R2: I_max = 1.2 / R_{IrefT} $\, \Rightarrow$ 1.2 / 220 k Ω = 5.45 μA

- Internal reference source with 32 different output voltages. Selection is achieved during a calibration period or via the serial interface. The values given are for an unloaded V_{RH}.
- 4. $V_{RH} = 2.5 \text{ V}$ and $V_{RL} = 0 \text{ V}$, measuring bandwidth: 200 Hz to 20 kHz, $f_{i(ADC)} = 1 \text{ kHz}$.
- 5. $f_{ripple} = 1 \text{ kHz}, V_{ripple} = 0.5 \text{ V} (p-p).$
- 6. Gain of the ADC is defined as $G_{ADC} = f_{sys}/I_{max}$ (counts/ μA); thus digital output = $I_i \times G_{ADC}$ where;
 - a) Digital output = the number of pulses at the digital output in counts/s and I_i = the DC input current in μA .
 - b) The maximum input current depends on the system frequency (f_{sys} = 4.2336 MHz) and on $V_{RH} V_{RL}$.
 - c) The gain tolerance is the deviation from the calculated gain regarding note 2.
- 7. It is recommended that the series resistance of the crystal or ceramic resonator is $\leq 60 \Omega$.

Preliminary specification

Single-chip digital servo processor and Compact Disc decoder (CD7)

SAA7372

10 OPERATING CHARACTERISTICS (SUBCODE INTERFACE TIMING)

 V_{DD} = 3.4 to 5.5 V; V_{SS} = 0 V; T_{amb} = –10 to +70 °C; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT	
Subcode interface timing (single speed × n); see Fig.31; note 1							
INPUT: RCK							
t _H	input clock HIGH time		2/n	4/n	6/n	μs	
tL	input clock LOW time		2/n	4/n	6/n	μs	
t _r	input clock rise time		-	-	80/n	ns	
t _f	input clock fall time		-	-	80/n	ns	
t _{dC}	delay time SFSY to RCK		10/n	-	20/n	μs	
OUTPUTS: SBS	SY, SFSY, SUB (C _L = 20 pF)						
t _{Bcy}	block cycle		12.0/n	13.3/n	14.7/n	ms	
t _{BW}	SBSY pulse width		-	-	300/n	μs	
t _{Fcy}	frame cycle		122/n	136/n	150/n	μs	
t _{FW}	SFSY pulse width (3-wire mode only)		-	-	366/n	μs	
t _{FH}	SFSY HIGH time		-	-	66/n	μs	
t _{FL}	SFSY LOW time		-	-	84/n	μs	
t _{dPAC}	delay time SFSY to SUB (P data) valid		_	-	1/n	μs	
t _{dAC}	delay time RCK falling to SUB		-	-	0	μs	
t _{hD}	hold time RCK to SUB		-	_	0.7/n	μs	

Note

1. The subcode timing is directly related to the overspeed factor 'n' in normal operating mode. 'n' is replaced by the disc speed factor 'd', in the lock-to-disc mode.