
INTEGRATED CIRCUITS



Product specification Supersedes data of 2002 Apr 09 2002 Dec 09



CONTENTS

1	FEATURES	8.1 8.2	Initialization of boundary scan circuit Device identification codes
1.1 1.2	Video input and preprocessing Video compression	9	I ² C-BUS CONTROL AND STATUS REGISTERS
1.3 1.4	Audio input Audio compression	10	LIMITING VALUES
1.4	Stream multiplexer	11	THERMAL CHARACTERISTICS
1.6	Output interface	12	CHARACTERISTICS
1.7	Control domain	12	PACKAGE OUTLINE
1.8	Other features	13	SOLDERING
2	GENERAL DESCRIPTION		SOLDERING
2.1	General	14.1	Introduction to soldering surface mount
2.2	Application fields		packages
3	QUICK REFERENCE DATA	14.2 14.3	Reflow soldering Wave soldering
4	ORDERING INFORMATION	14.3	Manual soldering
5	BLOCK DIAGRAM	14.5	Suitability of surface mount IC packages for
-		11.0	wave and reflow soldering methods
6	PINNING	15	DATA SHEET STATUS
7	FUNCTIONAL DESCRIPTION		
7.1	System operation	16	DEFINITIONS
7.2	Digital video input	17	DISCLAIMERS
7.3	Video compression	18	PURCHASE OF PHILIPS I ² C COMPONENTS
7.4	Digital audio input		
7.5	Audio compression		
7.6	SDRAM interface		
7.7	Multiplexer		
7.8	MPEG stream output port		
7.9	Clock generation		
7.10	Power control and reset		
7 1 1	1 ² C-bus interface		

8

I²C-bus interface 7.11 Exception handling 7.12

SAA6752HS

BOUNDARY SCAN TEST

1 FEATURES

1.1 Video input and preprocessing

- Digital YUV input according to "ITU-R BT.656" (8 bits at 27 MHz) and "ITU-R BT.601"
- Support of enhanced *"ITU-R BT.656"* input format containing decoded VBI data readable via I²C-bus; Closed Caption (CC), Wide Screen Signalling (WSS) and copyright information with Copy Generation Management System (CGMS)
- Processing of non-broadcast video signals from analog VCR according to IEC 756
- Two video clock input pins for switching two digital video sources
- *"ITU-R BT.601"* format conversion to 1/2D1, 2/3D1 and Standard Interchange Format (SIF)
- 4:2:2 to 4:2:0 colour format conversion
- Decimation filtering for all format conversions
- Adaptive median filter and motion compensated filter for input noise reduction.

1.2 Video compression

- Real-time MPEG-2 encoding compliant to Main Profile at Main Level (MP@ML) for 625 and 525 interlaced line systems
- Supported resolutions: D1, 2/3D1, 1/2D1 and SIF
- IPB frame, IP frame and I frame only encoding supported at all modes
- Supported bit rates: up to 25 Mbit/s I-only encoding; up to 15 Mbit/s IP-only or IBP encoding.
- Variable video bit rate mode for constant picture quality and constant bit rate mode to gain optimum picture quality from a fixed channel transfer rate
- Access to bit rate control parameters whilst encoding to support external real-time control algorithms (e.g. constrained variable bit rate control)
- Programmable Group Of Pictures (GOP) structure
- · Innovative motion estimation with wide search range
- Adaptive quantization
- Motion compensated noise filter.



1.3 Audio input

- Audio inputs: I²S format or EIAJ format (16, 18 or 20 bits), master or slave mode at 32, 44.1 and 48 kHz
- Two digital I²S input ports for selection between two digital audio sources
- Audio clock generation: 256f_s or 384f_s (where f_s = 48 kHz) locked to video frame rate (if video is present and locking is enabled)
- Sample rate conversion to 48 kHz (locked to video frame rate if enabled) for slave mode operation in all modes except Digital Versatile Disc (DVD) compliant bypass.

1.4 Audio compression

- Dolby^{®(1)} Digital Consumer Encoding (DDCE) also known as AC-3⁽²⁾ 2 channel audio encoding at 256 kbit/s or 384 kbit/s (only for SAA6752HS/V101 and SAA6752HS/V103)
- MPEG-1 layer 2 audio encoding at 256 kbit/s or 384 kbit/s
- Input data bypass for Linear Pulse Code Modulation (LPCM) and compressed audio data [MPEG-1, MPEG-2, Dolby[®] Digital (DD) and Digital Theatre System (DTS)] according to IEC 61937
- Preamble Pc, Preamble Pd and bit stream information captured for identification of modes during bypass of compressed audio data for MPEG-1, MPEG-2, DD and DTS according to IEC 61937
- Audio mute via l²C-bus control for all modes except DVD-compliant bypass.

(2) AC-3 is a registered trademark of Dolby Laboratories Licensing Corporation.

⁽¹⁾ Dolby is a registered trademark of Dolby Laboratories Licensing Corporation.

SAA6752HS

1.5 Stream multiplexer

- Multiplexing of video and audio streams according to the MPEG-2 systems standard (*"ISO 13818-1"*)
- Generation and output of MPEG-2 Transport Streams (TS), MPEG-2 Program Streams (PS), Packetized Elementary Streams (PES) and Elementary Streams (ES) compliant to the DVD, D-VHS and DVB standards
- MPEG time stamp (PTS/DTS/SCR/PCR) generation and insertion (synchronization)
- · Insertion of metadata
- Optional generation of empty time slots for subsequent insertion of application specific data packets
- Optional insertion of user data in the GOP header and in the picture header
- Optional automatic insertion of Closed Caption data according to DVD or ATSC standard (only for SAA6752HS/V103)
- Optional generation of transport streams with variable bit rate (only for SAA6752HS/V103).

1.6 Output interface

- Parallel interface 8-bit master/slave output
- 3-state output port
- Glueless interfacing with IEEE 1394 chip sets (for example, PDI 1394 L11)
- Data Expansion Bus Interface (DEBI) interface.

1.7 Control domain

- All control done via I²C-bus
- I²C-bus slave transceiver up to 400 kbit/s
- I²C-bus slave address select pin
- Host interrupt flag pin.

1.8 Other features

- · Single external clock or single crystal 27 MHz
- Separate 27 MHz system clock output
- Interface voltage 3.3 V
- TTL compatible digital outputs
- Power supply voltage 3.3 and 2.5 V
- Boundary Scan Test (BST) supported
- Power-down mode
- Single SDRAM system memory (16 Mbit@16 bit or 64 Mbit@16 bit).

2 GENERAL DESCRIPTION

2.1 General

Philips Semiconductors' second generation real time MPEG-2 encoder, the SAA6752HS, is a highly integrated single-chip audio and video encoding solution with flexible multiplexing functionality. With our expertise in two critical areas for consumer video encoding, noise filtering and motion estimation, we have pushed the boundaries for video quality even further, providing enhanced quality for low bit rates and enabling increased recording times for a given storage capacity. The SAA6752HS will also enable a key driver for new consumer digital recording applications and system cost reduction. By integrating all audio encoding and multiplexing functionality we will be moving from a three chip to a one chip system, with cost efficient design and process technology, thus providing a truly low cost, high quality encoding system.

The SAA6752HS/V102 is intended for customers whose application does not require the DDCE function.

The SAA6752HS gives significant advantages to customers developing digital recording applications:

- Fast time-to-market and low development resources. By adding a simple external video input processor IC, an audio analog-to-digital converter, and an external SDRAM, analog video and audio sources are compressed into high quality MPEG-2 video and MPEG-1 layer 2 or AC-3 audio streams, multiplexed into a single program or transport stream for simple connection to various storage media or broadcast media. Hence, making design effort for our customers a minimum, as well as removing the need for in-depth experience in MPEG encoding.
- Low system host resources. All video and audio encoding algorithms and software are run on an internal MIPS^{®(1)} processor. The SAA6752HS only requires a small amount of communication from the system host processor to set up and control required encoding parameters via the l²C-bus.

⁽¹⁾ MIPS is a registered trademark of MIPS Technologies.

SAA6752HS

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

2.2 Application fields

2.2.1 DVD BASED OPTICAL DISC RECORDERS (DVD+RW, DVD-RW, DVD-RAM)

Emerging optical disc based recording systems target to replace the existing consumer recording (VCR) and playback (DVD and VCD) products. The first generation recordable DVD based products will want to maximise recording times for the 4.7 Gbyte storage capacity. For these systems the SAA6752HS is critical, with its superior noise filtering and motion estimation, in enabling high quality at low bit rates.

Playback compatibility with existing DVD decoding solutions will also be important, which is why the SAA6752HS provides Dolby[®] digital consumer (AC-3) audio encoding to allow playback through existing players implementing DDCE (AC-3) decoding dominant in current DVD platforms.

The DVD stream is based on MPEG Program Stream (PS). The SAA6752HS directly outputs MPEG PS compliant to the DVD standard.

2.2.2 HDD BASED TIME SHIFT RECORDING

Hard Disc Drive (HDD) based time-shift systems enable Personalized TV (PTV) functionality, providing consumers with new powers of control over what and when to watch broadcast content. With the audio and video content recorded digitally, identification, search and retrieval becomes a 'no brainer' task as compared to traditional VCR functionality. Combine this with electronic program guides and intelligent control, and the PTV can also analyse the viewers watching habits to search for programs likely to be of interest and automatically recorded in anticipation of the viewers preferences.

Since HDD recorders are closed systems, the recording format stream can be proprietary. The SAA6752HS flexible multiplexing formats support a number of recording stream formats for HDD including MPEG Transport Stream (TS) or MPEG Packetized Elementary Stream (PES).

2.2.3 DIGITAL VCR (DVHS) RECORDING

A DVHS player records streams based on MPEG Transport Streams (TS) packed in logical tape tracks. The SAA6752HS output streams are compliant with DVHS standard requirements.

2.2.4 VIDEO EDITING/TRANSMISSION/SURVEILLANCE/ CONFERENCING

The SAA6752HS can operate as a stand-alone device in all the above applications. The SAA6752HS full features and flexibility allows customers to tailor functionality and performance to specific application requirements. All required control settings such as GOP size and bit rate modes can be selected via the I²C-bus.

3 QUICK REFERENCE DATA

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
V _{DDP}	digital supply voltage (pad cells)	3.0	3.3	3.6	V
V _{DDCO}	digital supply voltage (core)	2.3	2.5	2.7	V
V _{DDA}	analog supply voltage (oscillator and PLL)	2.3	2.5	2.7	V
I _{DD(tot)}	total analog plus digital supply current	407	453	525	mA
P _{tot}	total power dissipation	0.95	1.16	1.48	W
f _{DCXO}	quartz frequency (digital controlled tuning)	$27 \times [1 - (200 \times 10^{-6})]$	27	$27 \times [1 + (200 \times 10^{-6})]$	MHz
f _{SDRAM}	SDRAM clock frequency	-	108	-	MHz
f _{SCL}	I ² C-bus input clock frequency	100	-	400	kHz
В	output bit-rate	1.5	_	25	Mbit/s
V _{IH}	HIGH-level digital input voltage	1.7	_	3.6	V
V _{IL}	LOW-level digital input voltage	-0.5	_	+0.7	V
V _{OH}	HIGH-level digital output voltage	V _{DDP} – 0.4	_	V _{DDP}	V
V _{OL}	LOW-level digital output voltage	0	_	0.4	V
T _{amb}	ambient temperature	0	-	70	°C

4 ORDERING INFORMATION

TYPE NUMBER		PACKAGE	
ITPE NUMBER	NAME	DESCRIPTION	VERSION
SAA6752HS/V101 ⁽¹⁾	SQFP208		SOT316-1
SAA6752HS/V102 ⁽²⁾		body $28 \times 28 \times 3.4$ mm; high stand-off height	
SAA6752HS/V103 ⁽³⁾			

Notes


- 1. MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer.
- 2. MPEG-2 video and MPEG-audio encoder with multiplexer, but without AC-3 audio encoder.
- 3. MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer and automatic user data insertion.

Philips Semiconductors

Product specification

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

SAA6752HS



7

SAA6752HS

6 PINNING

SYMBOL	PIN	INPUT/OUTPUT ⁽¹⁾	I _{max} (mA)	DESCRIPTION
V _{SSP}	1	ground	_	pad ground
SDATA1	2	input	-	I ² S-bus serial data input port 1 with internal pull-down resistor
SCLK1	3	input/output	4	I ² S-bus serial clock port 1 with internal pull-down resistor
SWS1	4	input/output	4	I ² S-bus word select port 1 with internal pull-down resistor
V _{DDP}	5	supply	_	pad ring supply voltage (3.3 V)
SDATA2	6	input/output	4	I ² S-bus serial data port 2 with internal pull-down resistor
SCLK2	7	input/output	4	I ² S-bus serial clock port 2 with internal pull-down resistor
SWS2	8	input/output	4	I ² S-bus word select port 2 with internal pull-down resistor
ACLK	9	output	4	audio clock output (256f _s or 384f _s)
V _{SSP}	10	ground	_	pad ground
IDQ	11	input	-	reserved input with internal pull-down resistor; (recommended to connect to pin V_{SSP})
YUV0	12	input	-	video input signal bit 0 (LSB)
YUV1	13	input	_	video input signal bit 1
YUV2	14	input	-	video input signal bit 2
YUV3	15	input	-	video input signal bit 3
YUV4	16	input	_	video input signal bit 4
YUV5	17	input	_	video input signal bit 5
YUV6	18	input	_	video input signal bit 6
YUV7	19	input	_	video input signal bit 7 (MSB)
V _{SSP}	20	ground	-	pad ground
HSYNC	21	input	_	horizontal sync input (video) with internal pull-down resistor
VSYNC	22	input	-	vertical sync input (video) with internal pull-down resistor
FID	23	input	-	video field identification input (odd/even field) with internal pull-down resistor
VCLK1	24	input	-	video clock input 1 (27 MHz) with internal pull-down resistor
V _{SSCO}	25	ground	_	core ground
V _{SSCO}	26	ground	-	core ground
V _{DDCO}	27	supply	_	core supply voltage (2.5 V)
V _{DDCO}	28	supply	-	core supply voltage (2.5 V)
V _{DDP}	29	supply	-	pad ring supply voltage (3.3 V)
VCLK2	30	input	_	video clock input 2 (27 MHz) with internal pull-down resistor
PDOAV	31	3-state output	4	parallel stream data output for audio/video identifier
PDIDS	32	input	_	parallel stream data input for data strobe [request for packet in Data Expansion Bus Interface (DEBI) slave mode] with internal pull-up resistor
PDOSYNC	33	3-state output	4	parallel stream data output for packet sync
V _{SSP}	34	ground	_	pad ground
PDOVAL	35	3-state output	4	parallel stream data valid output with internal pull-up resistor
PDO0	36	3-state output	4	parallel stream data output bit 0 (LSB)

SYMBOL	PIN	INPUT/OUTPUT ⁽¹⁾	I _{max} (mA)	DESCRIPTION
PDO1	37	3-state output	4	parallel stream data output bit 1
PDO2	38	3-state output	4	parallel stream data output bit 2
V _{DDP}	39	supply	-	pad ring supply voltage (3.3 V)
PDO3	40	3-state output	4	parallel stream data output bit 3
PDO4	41	3-state output	4	parallel stream data output bit 4
PDO5	42	3-state output	4	parallel stream data output bit 5
PDO6	43	3-state output	4	parallel stream data output bit 6
V _{SSP}	44	ground	-	pad ground
PDO7	45	3-state output	4	parallel stream data output bit 7 (MSB)
PDIOCLK	46	input/output	4	parallel stream clock input/output
I2CADDRSEL	47	input	-	I ² C-bus address select input with internal pull-up resistor
SD_DQ15	48	input/output	8	SDRAM data input/output bit 15 (MSB)
V _{DDP}	49	supply	-	pad ring supply voltage (3.3 V)
SD_DQ0	50	input/output	8	SDRAM data input/output bit 0 (LSB)
SD_DQ14	51	input/output	8	SDRAM data input/output bit 14
SD_DQ1	52	input/output	8	SDRAM data input/output bit 1
V _{SSP}	53	ground	-	pad ground
SD_DQ13	54	input/output	8	SDRAM data input/output bit 13
SD_DQ2	55	input/output	8	SDRAM data input/output bit 2
SD_DQ12	56	input/output	8	SDRAM data input/output bit 12
V _{DDP}	57	supply	_	pad ring supply voltage (3.3 V)
SD_DQ3	58	input/output	8	SDRAM data input/output bit 3
SD_DQ11	59	input/output	8	SDRAM data input/output bit 11
SD_DQ4	60	input/output	8	SDRAM data input/output bit 4
SD_DQ10	61	input/output	8	SDRAM data input/output bit 10
V _{SSP}	62	ground	-	pad ground
SD_DQ5	63	input/output	8	SDRAM data input/output bit 5
SD_DQ9	64	input/output	8	SDRAM data input/output bit 9
SD_DQ6	65	input/output	8	SDRAM data input/output bit 6
SD_DQ8	66	input/output	8	SDRAM data input/output bit 8
V _{DDP}	67	supply	-	pad ring supply voltage (3.3 V)
SD_DQ7	68	input/output	8	SDRAM data input/output bit 7
SD_DQM1	69	output	8	SDRAM data mask enable output bit 1
SD_DQM0	70	output	8	SDRAM data mask enable output bit 0 (LSB)
SD_WE	71	output	8	SDRAM write enable output (active LOW)
V _{SSP}	72	ground	-	pad ground
SD_CAS	73	output	8	SDRAM column address strobe output (active LOW)
SD_CLK	74	output	8	SDRAM clock output
SD_RAS	75	output	8	SDRAM row address strobe output (active LOW)
SD_CKE	76	output	8	SDRAM clock enable output

SYMBOL	PIN	INPUT/OUTPUT ⁽¹⁾	I _{max} (mA)	DESCRIPTION
V _{SSCO}	77	ground	_	core ground
V _{SSCO}	78	ground	-	core and substrate ground
V _{DDCO}	79	supply	-	core supply voltage (2.5 V)
V _{DDCO}	80	supply	_	core supply voltage (2.5 V)
V _{DDP}	81	supply	-	pad ring supply voltage (3.3 V)
SD_CS	82	output	8	SDRAM chip select output (active LOW)
SD_A13	83	output	8	SDRAM address output bit 13 (bank selection for 64 Mbit)
SD_A9	84	output	8	SDRAM address output bit 9
SD_A8	85	output	8	SDRAM address output bit 8
V _{SSP}	86	ground	-	pad ground
SD_A11	87	output	8	SDRAM address output bit 11 (bank selection for 16 Mbit)
SD_A7	88	output	8	SDRAM address output bit 7
SD_A12	89	output	8	SDRAM address output bit 12 (bank selection for 64 Mbit)
SD_A6	90	output	8	SDRAM address output bit 6
V _{DDP}	91	supply	-	pad ring supply voltage (3.3 V)
SD_A10	92	output	8	SDRAM address output bit 10
SD_A5	93	output	8	SDRAM address output bit 5
SD_A0	94	output	8	SDRAM address output bit 0 (LSB)
SD_A4	95	output	8	SDRAM address output bit 4
V _{SSP}	96	ground	-	pad ground
SD_A1	97	output	8	SDRAM address output bit 1
SD_A3	98	output	8	SDRAM address output bit 3
SD_A2	99	output	8	SDRAM address output bit 2
SD_DQM3	100	output	8	reserved (do not connect)
V _{DDP}	101	supply	-	pad ring supply voltage (3.3 V)
SD_DQM2	102	output	8	reserved (do not connect)
SD_DQ31	103	input/output	8	reserved (do not connect)
SD_DQ16	104	input/output	8	reserved (do not connect)
V _{SSP}	105	ground	_	pad ground
SD_DQ30	106	input/output	8	reserved (do not connect)
SD_DQ17	107	input/output	8	reserved (do not connect)
SD_DQ29	108	input/output	8	reserved (do not connect)
V _{DDP}	109	supply	-	pad ring supply voltage (3.3 V)
SD_DQ18	110	input/output	8	reserved (do not connect)
SD_DQ28	111	input/output	8	reserved (do not connect)
SD_DQ19	112	input/output	8	reserved (do not connect)
SD_DQ27	113	input/output	8	reserved (do not connect)
V _{SSP}	114	ground	_	pad ground
SD_DQ20	115	input/output	8	reserved (do not connect)
SD_DQ26	116	input/output	8	reserved (do not connect)

SYMBOL	PIN	INPUT/OUTPUT ⁽¹⁾	I _{max} (mA)	DESCRIPTION
SD_DQ21	117	input/output	8	reserved (do not connect)
SD_DQ25	118	input/output	8	reserved (do not connect)
V _{DDP}	119	supply	_	pad ring supply voltage (3.3 V)
SD_DQ22	120	input/output	8	reserved (do not connect)
SD_DQ24	121	input/output	8	reserved (do not connect)
SD_DQ23	122	input/output	8	reserved (do not connect)
EXTCLK	123	input	_	27 MHz external clock input with internal pull-up resistor
V _{SSP}	124	ground	_	pad ground
V _{SSA}	125	ground	-	oscillator analog ground
XTALI	126	analog input	_	crystal oscillator input (27 MHz); note 2
XTALO	127	analog output	-	crystal oscillator output (27 MHz)
V _{DDA}	128	supply	_	oscillator analog supply voltage (2.5 V)
V _{SSCO}	129	ground	-	core ground
V _{SSCO}	130	ground	-	core ground
V _{DDCO}	131	supply	_	core supply voltage (2.5 V)
V _{DDCO}	132	supply	_	core supply voltage (2.5 V)
V _{DDP}	133	supply	_	pad ring supply voltage (3.3 V)
TDI	134	input	-	boundary scan test data input; pin must float or set to HIGH during normal operating; with internal pull-up resistor; note 3
TMS	135	input	-	boundary scan test mode select; pin must float or set to HIGH during normal operating; with internal pull-up resistor; note 3
ТСК	136	input	-	boundary scan test clock; pin must be set to LOW during normal operating; with internal pull-up resistor; note 3
TDO	137	3-state output	4	boundary scan test data output; pin not active during normal operating; with 3-state output; note 3
V _{SSP}	138	ground	-	pad ground
TRST	139	input	-	test reset input (active LOW), for boundary scan test (with internal pull-up resistor); notes 3 and 4
CLKOUT	140	output	4	27 MHz system clock output
TEST0	141	input/output	4	reserved (do not connect)
TEST1	142	input/output	4	reserved (do not connect)
V _{DDP}	143	supply	_	pad ring supply voltage (3.3 V)
TEST2	144	input/output	4	reserved (do not connect)
SDA	145	input/open-drain output	-	I ² C-bus serial data input/output
SCL	146	input/open-drain output	-	I ² C-bus serial clock input/output
RESET	147	input	_	reset input (active LOW); with internal pull-up resistor
V _{SSP}	148	ground	_	pad ground
RTS	149	output	4	reserved (do not connect); Universal Asynchronous Receiver/Transmitter (UART) request to send output (active LOW)


SYMBOL	PIN	INPUT/OUTPUT ⁽¹⁾	I _{max} (mA)	DESCRIPTION
CTS	150	input	-	reserved (recommended connect to pin V _{DDP}); UART clear to send input; external static memory select input (active LOW); with internal pull-up resistor
RXD	151	input	-	reserved (recommended connect to pin V _{DDP}); UART receive data; internal boot select input; with internal pull-up resistor
TXD	152	output	4	reserved (do not connect); UART transmit data
V _{DDP}	153	supply	_	pad ring supply voltage (3.3 V)
SM_LB	154	input/output	4	reserved (do not connect)
SM_UB	155	input/output	4	reserved (do not connect)
H_IRF	156	3-state output	4	host interrupt flag output; with internal pull-up resistor (active LOW)
V _{SSP}	157	ground	_	pad ground
SM_OE	158	output	4	reserved (do not connect); static memory output enable output (active LOW)
SM_A9	159	output	4	reserved (do not connect); static memory address output bit 9
SM_A10	160	output	4	reserved (do not connect); static memory address output bit 10
V _{DDP}	161	supply	_	pad ring supply voltage (3.3 V)
SM_A8	162	output	4	reserved (do not connect); static memory address output bit 8
SM_A11	163	output	4	reserved (do not connect); static memory address output bit 11
SM_A7	164	output	4	reserved (do not connect); static memory address output bit 7
SM_A12	165	output	4	reserved (do not connect); static memory address output bit 12
V _{SSP}	166	ground	_	pad ground
SM_A6	167	output	4	reserved (do not connect); static memory address output bit 6
SM_A13	168	output	4	reserved (do not connect); static memory address output bit 13
SM_A5	169	output	4	reserved (do not connect); static memory address output bit 5
SM_A14	170	output	4	reserved (do not connect); static memory address output bit 14
V _{DDP}	171	supply	-	pad ring supply voltage (3.3 V)
SM_WE	172	output	4	reserved (do not connect); static memory write enable output (active LOW)
SM_D7	173	input/output	4	reserved (do not connect); static memory data input/output bit 7 with internal pull-down resistor
SM_D8	174	input/output	4	reserved (do not connect); static memory data input/output bit 8 with internal pull-down resistor
SM_D6	175	input/output	4	reserved (do not connect); static memory data input/output bit 6 with internal pull-down resistor
V _{SSP}	176	ground	_	pad ground
SM_D9	177	input/output	4	reserved (do not connect); static memory data input/output bit 9 with internal pull-down resistor
SM_D5	178	input/output	4	reserved (do not connect); static memory data input/output bit 5 with internal pull-down resistor
SM_D10	179	input/output	4	reserved (do not connect); static memory data input/output bit 10 with internal pull-down resistor

SYMBOL	PIN	INPUT/OUTPUT ⁽¹⁾	I _{max} (mA)	DESCRIPTION
SM_D4	180	input/output	4	reserved (do not connect); static memory data input/output bit 4 with internal pull-down resistor
V _{SSCO}	181	ground	-	internal pre-driver and substrate ground
V _{SSCO}	182	ground	_	core ground
V _{DDCO}	183	supply	_	core supply voltage (2.5 V)
V _{DDCO}	184	supply	_	internal pre-driver supply voltage (2.5 V)
V _{DDP}	185	supply	_	pad ring supply voltage (3.3 V)
SM_D11	186	input/output	4	reserved (do not connect); static memory data input/output bit 11 with internal pull-down resistor
SM_D3	187	input/output	4	reserved (do not connect); static memory data input/output bit 3 with internal pull-down resistor
SM_D12	188	input/output	4	reserved (do not connect); static memory data input/output bit 12 with internal pull-down resistor
SM_D2	189	input/output	4	reserved (do not connect); static memory data input/output bit 2 with internal pull-down resistor
V _{SSP}	190	ground	_	pad ground
SM_D13	191	input/output	4	reserved (do not connect); static memory data input/output bit 13 with internal pull-down resistor
SM_D1	192	input/output	4	reserved (do not connect); static memory data input/output bit 1 with internal pull-down resistor
SM_D14	193	input/output	4	reserved (do not connect); static memory data input/output bit 14 with internal pull-down resistor
SM_D0	194	input/output	4	reserved (do not connect); static memory data input/output bit 0 (LSB) with internal pull-down resistor
V _{DDP}	195	supply	_	pad ring supply voltage (3.3 V)
SM_D15	196	input/output	4	reserved (do not connect); static memory data input/output bit 15 (MSB) with internal pull-down resistor
SM_CS3	197	output	4	reserved (do not connect); static memory chip select output for external ROM or RAM (active LOW)
SM_A4	198	output	4	reserved (do not connect); static memory address output bit 4
SM_A3	199	output	4	reserved (do not connect); static memory address output bit 3
V _{SSP}	200	ground	_	pad ground
SM_A2	201	output	4	reserved (do not connect); static memory address output bit 2
SM_A15	202	output	4	reserved (do not connect); static memory address output bit 15
SM_A1	203	output	4	reserved (do not connect); static memory address output bit 1
SM_A16	204	output	4	reserved (do not connect); static memory address output bit 16
V _{DDP}	205	supply	_	pad ring supply voltage (3.3 V)
SM_A0	206	output	4	reserved (do not connect); static memory address output bit 0 (LSB)
SM_A17	207	output	4	reserved (do not connect); static memory address output bit 17 (MSB)
SM_CS0	208	output	4	reserved (do not connect)

SAA6752HS

Notes

- 1. All input pins, input/output pins (in input mode), output pins (in 3-state mode) and open-drain output pins are limited to 3.3 V.
- 2. If used with external clock source the input voltage has to be limited to 2.5 V.
- 3. In accordance with the *"IEEE 1149.1"* standard.
- 4. Special function of pin TRST:
 - a) For board designs without boundary scan implementation, pin TRST must be connected to ground.
 - b) Pin TRST provides easy initialization of the internal BST circuit. By applying a LOW level it can be used to force the internal Test Access Port (TAP) controller to the Test-Logic-Reset state (normal operating) immediately.



7 FUNCTIONAL DESCRIPTION

7.1 System operation

7.1.1 GENERAL

The SAA6752HS has a multi-processor architecture. The different processing and control modules are not locked to each other but run independently within the limits of the global scheduling. The data transfer between the processing units is carried out via FIFO memories or the external SDRAM. The device is configured and the operation modes are selected via the I²C-bus.


Compared to the ROM code versions V101 and V102 the following functions have been added in ROM code version V103:

- User data can be changed during Encode mode and several user data insertion modes can be selected via subaddress 65H. Two of these modes allow the automatic insertion of Closed Caption user data either compliant to the DVD standard or compliant to the ATSC/NTSC standard
- Transport streams with variable bit rate can be generated by discarding the null packets
- Insertion of leading null bytes
- Forced FID toggle on/off can be selected via I²C-bus
- Noise filter parameter can be modified during all modes.

7.1.2 OPERATING MODES

There are five operating modes:

- Idle. This mode is set after applying a hard reset (i.e. on power-up). In this mode the SAA6752HS can be initialized by the host to the required configuration. Video and audio processing is disabled. A hard reset always resets the SAA6752HS configuration parameters back to the default states.
- 2. **Stop.** In Stop mode, the video and audio input processing is enabled but the multiplexer output remains disabled. It is possible to read status information on the input video and audio signals via the I²C-bus. The SAA6752HS initialization settings cannot be modified, except to some specific dynamic encoding parameters (i.e. bit rate setting).
- 3. **Encode.** In this mode, the multiplexer output is enabled. Like Stop mode, only dynamic encoding parameters can be modified in this mode.
- 4. **Paused.** This mode allows the SAA6752HS to make seamless transitions. Restarting from Paused mode will generate a stream output with sequential time stamps and MPEG buffer model content.
- 5. **Power-down.** In this mode, the internal clock is disabled, sending the SAA6752HS into a (non-functional) power saving state. A hard reset will re-initialize the SAA6752HS.



7.1.3 MODE TRANSITION COMMANDS

There are seven mode transition commands:

- 1. **SOFT RESET.** Like a hard reset, a soft reset can be applied in any mode, setting the SAA6752HS back to Idle mode and resetting all configuration parameters back to the default settings.
- RECONFIGURE. This command sets the SAA6752HS back to Idle mode without resetting the configuration parameters back to the default settings.
- 3. **ENABLE.** This transition sets Stop mode, enabling the video and audio input processing.
- 4. **START.** This transition sets Encode mode, enabling the multiplexer stream output. Note that if the SAA6752HS is commanded to start from the Idle mode, then the internal transition is via the Stop mode.
- 5. **STOP.** This command will disable the multiplexer stream output, setting the SAA6752HS to Stop mode. The current GOP and/or audio frame is completed and an end of sequence bit appended to the stream.
- 6. **PAUSE.** A PAUSE transition will cause the multiplexer to complete the current GOP and/or audio frame but no end of sequence bit is appended. The current MPEG buffer model contents are saved to provide a seamless transition on START.
- 7. **SLEEP.** This mode disables the internal clock.
- FORCED RECONFIGURE. A STOP command whilst in the Encode mode will not work in case the video or audio input signal is interrupted, because for stopping, the SAA6752HS tries to finish the current GOP. The forced reconfigure command allows a mode transition back to the Idle state, without losing the actual configuration settings.

The SAA6752HS is not able to process any other commands during mode transitions. In this event, a get running mode request will return a busy flag. The completion of a mode transition can also be flagged as an event using the host interrupt pin.

7.2 Digital video input

7.2.1 GENERAL

The video front-end processes an *"ITU-R BT.601/605"* compliant video stream for conversion to 4 : 2 : 0 format (MP@ML). It includes synchronization, digital video signal processing through several filters, subsampling, sliced/raw VBI data handling, and SDRAM address generation.

The video interface is designed for use with Philips SAA7114 digital multi-standard decoder or similar video decoders. The input interface accepts a digital video input stream according to *"ITU-R-BT.601"*. 625 lines standard at 50 Hz and 720 pixels by 576 lines as well as 525 lines at 60 Hz and 720 pixels by 480 lines are covered. The video synchronization may either follow *"ITU-R-BT.656"* recommendation or can also be supplied by external signals (HSYNC, VSYNC and FID). The formatter module performs a colour conversion from 4 : 2 : 2 to 4 : 2 : 0 format. Optionally, also SIF progressive downscaling and 2/3D1, 1/2D1 downscaling may be activated.

The SAA6752HS supports non-standard features of the SAA711x series of video input processors, such as hard-wired external synchronization signals (2 and 3-wire sync), special VCR playback signal streams (IEC 756 subset for VCR playback and still pictures), extraction of sliced data from the input video stream.

7.2.2 VIDEO FRONT-END CONFIGURATION OPTIONS

The following configuration options can be selected from the host:

- VIDEO INPUT PORT SELECTION. Two input clock pins are selectable.
- VIDEO INPUT FORMAT. 525 or 625-line formats can be selected.
- VIDEO SYNC FORMAT. Various combinations and polarities of HSYNC, VSYNC and Field Information (FID) can be selected as the source of sync signal processing.
- VIDEO FILTER SETTINGS. Noise pre-filter and horizontal filters can be enabled and, if the default coefficients are not suitable for an application, new coefficients can be set.
- VIDEO FORMAT CONVERSION. Selection of conversion from D1 to 1/2D1, 2/3D1 or SIF progressive downscaling.
- VBI DATA EXTRACTION. VBI data extraction of WSS or CC data can be enabled.
- 7.2.3 VIDEO ENCODER STATUS INFORMATION

The following configuration option can be selected from the host:

• VBI DATA: WSS and CC data can be read back via the I²C-bus.

7.2.4 DATA INPUT FORMAT

7.2.4.1 Interface definition

The data input interface uses 13 pins, all of which are inputs (see Table 1). Pins YUV0 to YUV7 carry video and synchronization data and 3 pins are reserved for control purposes. Two separate clock inputs allow two different signal sources to be used. The input clock can be asynchronous to the SAA6752HS system clock.

Table 1 List of pins data input port	Table 1	List of	pins data	input port
--------------------------------------	---------	---------	-----------	------------

PIN	DESCRIPTION
YUV0 to YUV7	video input signal (synchronous to VCLK)
FID	odd/even field identification signal; note 1
HSYNC	horizontal synchronization signal; note 1
VSYNC	vertical synchronization signal; note 1
VCLK1 or VCLK2	video clock signal (from source 1 or 2)

Note

1. In ITU-T 656 mode sync signals are embedded in the video data input stream. The external sync signals are not used.

7.2.5 VIDEO SIGNAL PROCESSING

7.2.5.1 Acquisition of video data

Data is latched with the incoming video clock to provide robust data capture. Video clock and data is unlocked to the internal system clock therefore a clock domain bridge is used. This is performed by oversampling of video clock and data with 108 MHz.

7.2.5.2 Sync decoding and filtering

To allow selection of the right portion of the video input stream, synchronization signals from the stream are recognized by a sync decoder. This checks the incoming field (FID), vertical sync and horizontal sync. It is possible to select either 'internal synchronization' (which means that SAV/EAV codes in the ITU 601/656 video streams are used) or externally applied hardware synchronization signals (which are given by the video input processor). In the latter case, 3 pin or 2 pin (V-sync and H-sync only) synchronization can be used. Using 2 pin synchronization, the FID information is given by the timing of the transition of the V-sync. If a Vertical Blanking Interval (VBI) starts during H-sync, the next field will be the top field, otherwise it will be the bottom field.

A sync filter is used to inhibit sync signal triggering if an incorrect number of pixels or lines has been input. It also checks for the correct consecutive fields. The filter works on three different levels. An H-sync is only accepted after a predefined number of video cycles, a V-sync is only accepted after a programmed number of lines and a field is only accepted if top field follows bottom field or vice versa.

7.2.5.3 Horizontal and vertical shift

This function is intended for correction in synchronization of external sync signals if incorrectly timed. The amount of shift is programmable via the l^2C -bus.

7.2.5.4 SAV/EAV decoder

A SAV/EAV decoder extracts the F, V and H bits from the video timing reference code. The decoder evaluates the protection bits to be able to correct one bit errors within the code word. If multiple bit errors are detected, the protection bits are ignored and the field (F), vertical sync (V) and horizontal sync (H) bits are directly extracted from the code.

7.2.5.5 Video format conversion

The SAA6752HS converts the input video input signal to the formats defined in Table 2 controlled by the I^2C -bus command. A 4 : 2 : 2 to 4 : 2 : 0 colour conversion is performed as this is a pre-requisite of MPEG MP@ML encoding.

Table 2 Format conversion

MODE	PICTURE FORMAT (PIXEL/LINES)
D1	720
2/3D1	480
1/2D1	352; note 1
SIF	352; notes 1 and 2

Notes

- 1. The 8 pixels at the right edge of the scaled picture are not encoded.
- 2. Top field only.

7.2.6 VIDEO FILTERING

7.2.6.1 Adaptive mean filter

The SAA6752HS uses an adaptive mean filter. There are three different filter modes that can be selected: median, averaging or no filter.

The median algorithm provides better noise performance and is well suited to suppress single noise spikes without degrading the signal edges. The averaging algorithm is a standard low-pass filter so has greater impact on signal edges.

The default threshold and gain coefficients of this filter can be overwritten via the l^2C -bus to allow user optimization for different applications.

7.2.6.2 Horizontal pre-filter/decimation filter

There is a horizontal filter for Y and C and this can operate as a pre-filter or decimation filter. It is a symmetrical FIR filter with up to 8 coefficients programmable via the I^2C -bus.

7.2.6.3 Vertical chrominance filtering

For 4 : 2 : 2 to 4 : 2 : 0 conversion, vertical filtering and subsampling of the chrominance is performed. The sequence of coefficients is mirrored in top and bottom field. This generates the right phases of the chrominance samples between the luminance samples (a non co-sited sampling scheme).

7.2.7 VBI DATA EXTRACTION

The SAA6752HS supports the extraction of WSS and CC data using two independent VBI data extractor modules. The data is available via the l^2 C-bus.

The following VBI data formats are supported: Closed Caption (CC525 and CC625) and Wide Screen Signalling (WSS525 and WSS625). For CC525, CC625 and WSS625 the sliced data from a video input processor (e.g. SAA7114) are extracted from the digital video input signal and can be read via the I²C-bus. For WSS525 an internal data slicer is available which slices the oversampled raw data, which are delivered by the video input processor. The extracted WSS525 signal can be read via the I²C-bus.

SAA6752HS/V103 allows the automatic insertion of extracted Closed Caption data into the user data area of a video stream (for details see Section 7.3.8).

7.3 Video compression

7.3.1 GENERAL

Compression of video data is performed by the video compressor block; see Fig.4. The input to this block is the uncompressed video information pre-processed by the video front-end and stored in external SDRAM memory. The output is a compressed video stream, compliant to MPEG-2 Video Elementary Stream (VES) up to slice level. Controlling information (for example, quantizer step size) as well as the bit stream for higher layers of the VES is generated by the embedded MIPS[®] processor of the SAA6752HS.

The video compressor contains several subblocks. The MacroBlock Processor (MBP) performs generation of video ES on macroblock level. Controlling parameters for this task and MB headers as well as slice headers are generated by the core control subblock. Bitstream formatting and concatenation of MBP bitstream and header information is done by the subblocks pre-packer and packer.

7.3.2 VIDEO ENCODER CONFIGURATION OPTIONS

The following configuration options can be selected from the host:

- VIDEO COMPRESSION SETTINGS. I, IP and IPB encoding with various GOP structures can be selected.
- ENCODER BIT RATE. The bit rate for variable bit rate or constant bit rate modes can be programmed using bit rate and quantization control parameters. These parameters can be adjusted whilst encoding, not just set at initialization.
- ENCODER PERFORMANCE TUNING. The ability for the user to tune encoding performance is provided by allowing control of adaptive quantization depth. Also the SAA6752HS allows download of new quantizer matrix contents.

7.3.3 VIDEO ENCODER STATUS INFORMATION

The following status information is available to the host:

• CURRENT ENCODER BIT RATE. The actual encoded bit rate, as number of bytes per GOP, is available allowing the use of constrained variable bit rate algorithms to fine tune the encoding efficiency.

7.3.4 GOP STRUCTURE

The programmable GOP structure features a reference frame distance (M) up to 3, and a GOP length (N) of up to 19. Supported structures are real closed GOP(M,N) and backward predicted closed GOP(M,N). For the use of B-frames in D1 and 2/3D1 mode a 64 Mbit SDRAM is needed.

In D1 mode, B-frames will be unidirectional. Backward predicted closed GOPs may have the first one (M = 2) or two (M = 3) B-frames referenced inside the GOP dependent on the I²C-bus register settings. This is intended for editable applications as GOPs are independent of each other. Non-editable GOPs allow the first one (M = 1) or two (M = 2) B-frames to be referenced to the P-frame in the previous GOP. This is a non-editable format but has optimum encoding efficiency. This structure is sometimes called an open GOP. The first one (M = 1) or two (M = 2) B-frames in the first GOP of a sequence are always forced backwards predicted.

GOP	R	EFERENC	E FRAME DI	FRAME DISTANCE (M)		
LENGTH (N)	0	1	2	3		
1	I	(1)	(1)	(1)		
2	(1)	IP	(1)	(1)		
3	(1)	IPP	IBP ⁽²⁾	(1)		
4	(1)	IPPP	BIBP ⁽³⁾	IBBP ⁽²⁾		
5	(1)	IPPPP	IBPBP ⁽²⁾	(1)		
6	(1)	IPPPP	BIBPBP ⁽³⁾	BBIBBP ⁽³⁾		
7	(1)	IPPPP	IBPBP ⁽²⁾	IBBPBBP ⁽²⁾		
8	(1)	IPPPP	BIBPBP ⁽³⁾	(1)		
9	(1)	IPPPP	IBPBP ⁽²⁾	BBIBBP ⁽³⁾		
10	(1)	IPPPP	BIBPBP ⁽³⁾	IBBPBBP ⁽²⁾		
11	(1)	IPPPP	IBPBP ⁽²⁾	(1)		
12	(1)	IPPPP	BIBPBP ⁽³⁾	BBIBBP ⁽³⁾		
13	(1)	IPPPP	IBPBP ⁽²⁾	IBBPBBP ⁽²⁾		
14	(1)	IPPPP	BIBPBP ⁽³⁾	(1)		
15	(1)	IPPPP	IBPBP ⁽²⁾	BBIBBP ⁽³⁾		
16	(1)	IPPPP	BIBPBP ⁽³⁾	IBBPBBP ⁽³⁾		
17	(1)	IPPPP	IBPBP ⁽²⁾	(1)		
18	(1)	IPPPP	BIBPBP ⁽³⁾	BBIBBP ⁽³⁾		
19	(1)	IPPPP	IBPBP ⁽²⁾	IBBPBBP ⁽²⁾		

Notes

1. Undefined.

Table 3 GOP

- 2. This GOP structure is defined as a Real Closed GOP (RCG).
- This GOP structure is defined as a Backward Predicted Closed GOP (BPCG) or Non-Editable GOP (NEG), selectable via the l²C-bus.

SAA6752HS

2002 Dec 09

7.3.5 BIT RATE CONTROL

The SAA6752HS supports two modes of video bit rate control: variable bit rate and constant bit rate.

The Variable Bit Rate (VBR) mode is intended for burst data transfer applications, where the bit rate is allowed to vary but the image quality should be constant. In this mode, a combination of three parameters can be set: Rvbr, Qmin_VBR and Qmax_VBR. While aiming at the target bit rate Rvbr, only quantizer scale values within the range between Qmin_VBR and Qmax_VBR are applied. Broadening this range leads to greater variations in picture quality but better adherence to Rmax. Constriction of this range forces a better constancy in picture quality at the expense of meeting the target bit rate. Note that optimal control results require reasonable combinations of Rmax, Qmin_VBR and Qmax_VBR. Furthermore, the maximum bit rate Rmax can be set. If Rmax is reached in VBR mode, the CBR algorithm takes over the control by increasing the quantizer scale values temporarily (over Qmax_VBR) to guarantee that Rmax is never exceeded. Hence, the closer Rmax and Rvbr are chosen, the more the control in VBR mode turns to CBR mode behaviour.

The Constant Bit Rate (CBR) mode is intended for applications, where a fixed channel rate is provided (e.g. transmission systems). A tight control of the quantizer scale is applied to make optimal use of the given bandwidth. The parameter Rmax specifies the required constant bit rate.

Independent of the bit rate mode (CBR or VBR), a B-frame weighting factor (the weighting factor is applied to the quantization scale) can be applied to further reduce the bit rate of B-frames. In IP-only GOP structures, every second P-frame is weighted by this factor generating 'virtual B-frames' to simulate a bit rate distribution similar to IPB sequences. This feature can further improve the perceptual rate-distortion ratio by taking advantage of the inertia of the human visual system.

7.3.6 ADAPTIVE QUANTIZATION

Adaptive quantization is an algorithm that uses internal generated statistics to fine tune the quantizer scale used for encoding a specific macroblock. For example, the controller adapts the quantization scale with respect to the local complexity distribution within a frame, resulting in a perceptually smoother picture quality. The amount of fine tuning can be adjusted by control of the adaptive quantization depth.

7.3.7 QUANTIZER MATRIX TABLE DOWNLOAD

The MPEG standard default quantizer matrices can be overwritten to allow picture encoding optimization.

7.3.8 USER DATA INSERTION

User data insertion of up to 64 bytes is supported on GOP and picture level.

The ROM code versions V101 and V102 of SAA6752HS allow only in Idle mode the download of user data for the user data 1 area (GOP level) and/or user data 2 area (picture header level). Therefore no dynamic user data insertion is possible during Encode mode.

The ROM code version V103 has got an enhanced user data insertion; the different modes can be selected via $I^{2}C$ -bus.

7.3.8.1 External user data insertion (permanently repeated) (only for SAA6752HS/V103)

This mode is similar to the user data insertion in ROM code versions V101 and V102: user data is downloaded via the I²C-bus to subaddresses 73H/76H and the number of inserted user data bytes is set via subaddresses 74H/75H. In Encode mode the downloaded user data will be inserted permanently into the user data area of the video stream.

With ROM code version V103 it is possible to download a new set of user data during Encode mode. The new data will be repeatedly inserted as soon as the download is finished. It is possible to stop the user data insertion with a special command.

7.3.8.2 External user data insertion (each downloaded byte inserted only once) (only for SAA6752HS/V103

In this mode each downloaded user data byte is inserted only once into the user data area. If no new user data is downloaded between two GOP or pictures then no user data will be inserted. This mode can be used to transmit more than 64 bytes of user data from the encoder to the decoder, e.g. 1000 bytes distributed on 15 packets of 64 bytes and one packet of 40 bytes. The host has to control the insertion and repetition of user data. A host interrupt 'mode transition completed' is signalled, if not masked and the bit 9 of the exception status word is set when the user data have been read by the video encoder. Then new user data can be downloaded via I²C-bus.

7.3.8.3 Internal Closed Caption user data insertion compliant to ATSC/NTSC standard (only for SAA6752HS/V103)

Automatic insertion of Closed Caption data into the user data 2 area on picture header level compliant to the ATSC and EIA-708 standard can be selected via the I²C-bus.

Closed Caption data, which is delivered from the video input processor (e.g. SAA7114) and captured in the video front-end will be inserted into the user data 2 area (picture header level) of the video stream. Preconditions are appropriate settings of the video input processor and the VBI data extractor in the video front-end. The Closed Caption user data will be written for both fields. If no valid Closed Caption data for field 2 is available these data will be marked as invalid in the stream. At SIF mode only field 1 Closed Captions can be inserted from the video input signal and dummy values (80H 80H) will be inserted for field 2.

If extended data services (XDS data, line 21 field 2) are inserted, the insertion will be transparent. No modification of the CGMS-A copy information will be done.

In accordance to EIA-708 the Closed Caption data will appear in the stream in transport order. If B-frames are present the user data is re-ordered in the same way as the video frames.

Advanced TV Closed Captioning (ATVCC) channel packet data (cc_type 10 or 11) is not supported, because the input signal of the encoder is an analog video signal, which can carry only NTSC Closed Captions, but not ATV Closed Captions.

No additional user data on picture header level can be inserted if internal Closed Caption user data insertion compliant to the ATSC/NTSC standard is active.

7.3.8.4 Internal Closed Caption user data insertion compliant to DVD standard (only for SAA6752HS/V103)

Automatic insertion of Closed Caption data into the user data area on GOP header level compliant to the DVD standard can be selected via I²C-bus.

Closed Caption data, which is delivered from the video input processor (e.g. SAA7114) and captured in the video front-end will be inserted into the user data 1 area (GOP header level) of the video stream. Preconditions are appropriate settings of the video input processor and the VBI data extractor in the video front-end. The Closed Caption user data will be written for both fields. If no valid Closed Caption data for field 2 is available these data will be marked as invalid in the stream.

If extended data services (XDS data, line 21 field 2) are inserted, the insertion will be transparent. No modification of the CGMS-A copy information will be done.

The Closed Caption data will be inserted for each field of the GOP in display order. At SIF mode only field 1 Closed Captions can be inserted from the video input signal and dummy values (80H 80H) will be inserted for field 2.

The user data is delayed by one GOP period. The first GOP in the stream carries dummy data marked as invalid.

No additional user data on GOP header level can be inserted if internal Closed Caption user data insertion compliant to the DVD standard is active.

The amount of user data depends on the GOP size: 5 bytes header and 3 bytes/field are required. With the maximum GOP size of 19 this results in $5 + 19 \times 2 \times 3 = 119$ bytes, which is more than the available array of 64 bytes for GOP user data. Therefore the 64 byte array for picture user data is also used for GOP user data, if GOP sizes larger than 9 are selected. Then all 128 bytes, which are available for user data insertion on GOP and picture header level will be used for the insertion of CC data on GOP level. In this case no additional user data insertion on picture header level is possible.


7.3.9 MOTION ADAPTIVE NOISE REDUCTION

The gain and adaptivity can be controlled to optimize encoding efficiency in case of noisy input sequences, i.e. off-air reception.

7.3.10 COMPRESSION BLOCK PARTITIONING

The video compression block, shown in Fig.4, contains the following sub-modules:

- MacroBlock Processor (MBP). Reads uncompressed video data from SDRAM and generates the compressed bitstream on MB level (without MB headers). Addresses for frame buffer (previous frame) access are generated by the MBP.
- **Core control.** Performs MB and slice header generation, base address generation for the current MB (uncompressed), motion vector candidate generation, and computation of encoding statistics required by the CPU for bit rate controlling.
- **Pre-packer** (part of packing unit). Since the MBP output words are not necessarily fully used (i.e. some output words may contain unused bits) the pre-packer packs the output of the MBP in such a way that all words contain valid bits. This reduces the amount of memory required for storing the MB data.
- **Packer** (part of packing unit). Merges header and MB headers.



7.4 Digital audio input

7.4.1 GENERAL

The audio input interface (l^2S) accepts serial digital audio data and supports master and slave mode. The interface is able to handle 16 to 20 bits audio data with left and right channel. Audio data with more than 20-bit word width is accepted as input, but the additional bits are ignored.

7.4.2 AUDIO PORT CONFIGURATION OPTIONS

The following configuration options can be selected from the host:

- AUDIO INPUT PORT SELECTION. Two digital audio input ports are selectable.
- AUDIO INPUT FORMAT. Various I²S and EIAJ formats can be selected.
- AUDIO INPUT MODES. Master or slave mode can be selected.
- AUDIO CLOCK OUTPUT. An audio clock output (256 × 48 kHz or 384 × 48 kHz) can be used for external analog-to-digital converter clocking.
- AUDIO OUTPUT. The second audio interface port can be configured as output in special applications e.g. concurrent encoding of audio and video without internal multiplexing of the two streams.

7.4.3 INPUT FORMATS

The digital audio input interface can select between two digital audio input ports via l²C-bus control and is able to input the following audio formats:

- I²S, see Fig.5
- EIAJ, see Fig.6
- EIAJ alternative format.


The alternative formats are defined as having the word select shifted by one clock cycle with respect to the data.


EIAJ and EIAJ alternative format are supported for 16, 18 and 20-bit resolution. I²S and I²S alternative format are supported for 16, 18, 20 and 24-bit resolution. Input data is truncated to 20 bits internally if 24-bit resolution is applied.

Each of the formats can be applied in master or slave mode.

When in master mode, the external audio analog-to-digital convertor must be clocked using the audio clock generated by the SAA6752HS. This can be set to 256×48 kHz or 384×48 kHz (locked to the video frame frequency).

In slave mode an internal sample rate converter converts the input sample frequency to a video frame locked 48 kHz sample frequency.





7.4.4 AUDIO INPUT PROCESSING

In order to be able to cope with analog and digital sources, the I²S input ports can be configured as master (analog) or slave (digital). For the slave mode however, a sample rate converter will be involved, except for DVD-compliant audio bypass. Table 4 reflects the different configuration possibilities.

PROCESSING MODE ⁽¹⁾	AUDIO CONTENT FORMAT	INPUT SAMPLE FREQUENCY (kHz)		NO. OF ENCODED	ENCODED BIT RATE
	FORMAT	MASTER ⁽²⁾	SLAVE ⁽³⁾⁽⁴⁾	BITS	(kbits/s)
MPEG-1 L2 encoding	LPCM at 16, 18, 20 or 24 bits ⁽⁵⁾⁽⁶⁾	48	32 kHz ±0.1% 44.1 kHz ±0.1% 48 kHz ±0.1%	20	256, 384
DDC encoding ⁽⁷⁾	LPCM at 16, 18, 20 or 24 bits ⁽⁵⁾	48	32 kHz ±0.1% 44.1 kHz ±0.1% 48 kHz ±0.1%	20	256, 384
LPCM bypass (uncompressed audio format) ⁽⁸⁾	LPCM at 16, 18, 20 or 24 bits ⁽⁵⁾	48	32 kHz ±0.1% 44.1 kHz ±0.1% 48 kHz ±0.1%	16	-
DVD-compliant audio bypass	16 bits ⁽⁹⁾	-	48 kHz ⁽¹⁰⁾	16	-

Notes

- 1. Processing modes can be changed when SAA6752HS is in Idle mode.
- 2. In master mode, the external audio source must use the SAA6752HS audio clock as a clock source.
- 3. A sample rate conversion process will convert incoming data to a nominal 48 kHz audio frequency that is locked to V-sync of the video input signal (if present). The sample rate converter is not enabled for DVD-compliant bypass mode.
- 4. The sample rate conversion input frequency range has been selected to be compatible with class 2 SPDIF receivers.
- 5. 24-bit input option only applies to I²S input formats, in this event it will be truncated to 20 bits internally in the SAA6752HS before processing. EIAJ formats are limited to 20 bits maximum.
- 6. The MPEG encoder gain is set to -3 dB.
- 7. Only for SAA6752HS/V101 and SAA6752HS/V103.
- 8. In systems that use 16 Mbit SDRAM due to system architecture constraints, LPCM bypass must be restricted to be used with I and IP video encoding only. There is no constraint if 64 Mbit SDRAM is used.
- The IEC 60958 format defines 20 bits for an audio sample, plus 4 auxiliary bits, which can be used to extend the word length. IEC 61937 uses only 16 data bits of each IEC 60958 sub-frame. It depends on the settings of an external SPDIF to I²S converter if 16, 18, 20 or 24 bits are transferred to the SAA6752HS.
- 10. For DVD-compliant bypass mode the audio clock must be locked to the video clock externally.

Product specification

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

7.5 Audio compression

7.5.1 GENERAL

The digital audio signal from the I²S input port is compressed according to MPEG-1 layer 2 and DDC (AC-3) encoding (only for SAA6752HS/V101 and SAA6752HS/V103). The constant bit rate is programmable via the I²C-bus.

An audio stream with 16 to 20 bits and a sampling frequency of 48 kHz can be processed. A higher accuracy of more than 20 bits is ignored. A bypass mode can be selected for LPCM for 16-bit data resolution and compressed audio signals (MPEG-1 layer 2, MPEG-2, DD and DTS) according to IEC 61397 or LPCM. The format of such compressed inputs is identified and made accessible via the I²C-bus.

7.5.2 AUDIO ENCODER CONFIGURATION OPTIONS

The following configuration options can be selected from the host:

- AUDIO PROCESSING MODES. MPEG-1 L2 or DDC (AC-3) encoding (only for SAA6752HS/V101 and SAA6752HS/V103) modes can be selected. Two bypass modes are also available: LPCM bypass and DVD-compliant bitstream bypass.
- AUDIO MUTE. It is possible to mute the audio data prior to encoding.

7.5.3 AUDIO ENCODER STATUS INFORMATION

 Table 5
 DVD-compliant audio bypass

The following configuration options can be selected from the host:

• DVD-BYPASS HEADER INFORMATION. Header information is available to allow the host to determine the content of the bypassed audio data stream. This includes information from the Preamble Pc, Preamble Pd and audio frame headers.

7.5.4 MPEG-1 LAYER 2 ENCODING

MPEG-1 layer 2 encoding can be selected. The available $\ensuremath{\mathsf{I}}^2\ensuremath{\mathsf{C}}\xspace$ -bus settings are:

- No pre-emphasis (default setting)
- 50/15 μs (compliant to ISO 11172-3)
- CCITT J.17 (compliant to ISO 11172-3).

7.5.5 DDC ENCODING (ONLY FOR SAA6752HS/V101 AND SAA6752HS/V103)

Dolby® Digital Consumer (DDC) encoding mode can be selected. The encoder performance is suitable for consumer electronic recordable DVD systems.

7.5.6 LPCM BYPASS

16-bit LPCM audio streams can be bypassed by the audio encoder module.

7.5.7 DVD-COMPLIANT AUDIO BYPASS

DVD-compliant bypass and pause burst handling is selectable in accordance to IEC 61937. Preamble Pc, Preamble Pd and part of the elementary stream header are captured and made available via the I²C-bus. If any non DVD-compliant formats are detected then these are flagged via host interrupt.

MODE	BIT RATE	SAMPLE FREQUENCY	CHANNEL CONFIGURATION
MPEG-1/2 layer 2 without extension	64 to 384 kbit/s	48 kHz only	mono, stereo or multi-channel up to 7.1
MPEG-2 layer 2 with extension	up to 912 kbit/s	48 kHz only	mono, stereo or multi-channel up to 7.1
Dolby® digital	64 to 448 kbit/s	48 kHz only	1/0, 2/0, 3/0, 2/1, 3/1, 2/2 and 3/2
DTS-1	192 to 1536 kbit/s	48 kHz only	stereo or multi-channel up to 5.1

7.6 SDRAM interface

7.6.1 GENERAL

The external SDRAM is used as memory for storing video and audio information during the compression process. It is also used as a buffer for the output stream. The interfacing to and from the functional blocks is done via a number of internal FIFO memories. The SAA6752HS will support 16 Mbit@16 bit ($512k \times 16 \times 2$) and 64 Mbit@16 bit ($1024k \times 16 \times 4$) SDRAM devices. The minimum recommended speed of the SDRAM is 125 MHz. Recommended SDRAMs include the Samsung K4S641632D-TC/L80 and K4S161622D-TC/L80 devices.

7.7 Multiplexer

7.7.1 GENERAL

The system stream multiplexer combines compressed audio and video streams into a single MPEG system stream. Presentation data is synchronized by the use of time stamps as specified in the MPEG systems standards. The multiplexer ensures an MPEG-compliant multiplexing with respect to buffer maintenance, synchronization and data alignment. It takes care of the system specific requirements for D-VHS, DVD, DVB and ATSC.

7.7.2 MULTIPLEXER CONFIGURATION OPTIONS

The following configuration options can be selected from the host:

- STREAM FORMAT. Selection of audio or video elementary stream, packetized elementary stream, program stream or transport stream options and general system parameters including maximum system bit rate, number of flushing bytes and PES header IDs.
- TRANSPORT STREAM SYSTEM MODES. In TS mode, it is possible to set packet IDs and download system information tables.

7.7.3 MULTIPLEXER STATUS INFORMATION

The following status information can be selected from the host:

- METABYTES INFORMATION. If selected and in program stream or pack stream, it is possible to insert video and audio status information into the stream output as special metabyte data packets for later system processing.
- NUMBER OF BYTES PER GOP. It is possible to read the current system bit rate of the output stream.

7.7.4 ELEMENTARY STREAM OUTPUT

Video and audio elementary stream outputs can be selected.

7.7.5 PACKETIZED ELEMENTARY STREAM OUTPUT

Packetized Elementary Stream (PES) outputs can be selected. There are two options: PES (DVD) and PES (TS). Variable bit rate is only available in PES (DVD) mode and constant bit rate only available in PES (TS) mode.

The video and audio PES IDs can be programmed via the I²C-bus. Original copy or copyright flags can also be set.

7.7.6 PROGRAM STREAM OUTPUT

Program stream output, intended for storage recording applications, can be selected. Time slot reservation for navigation packets is available. Metabytes can be appended after each pack, see Section 7.7.10.

7.7.7 PACK STREAM OUTPUT

A special mode called pack stream can be selected. This is a program stream but without the MPEG buffer model implemented. This minimizes the throughput time of video and audio data through the SAA6752HS and is intended for applications where low latency is important. In this mode no program stream header is inserted.

7.7.8 TRANSPORT STREAM OUTPUT

Transport stream output can be selected. The video, audio and PCR (clock) Packet Identifiers (PIDs) can be programmed. System information tables can be transferred to the SAA6752HS via the I²C-bus. If transport stream output is combined with DIO master mode as output mode then packets are sent in a controlled way, so that a set-top box can be connected.

7.7.8.1 Transport stream with variable bit rate (only for SAA6752HS/V103)

Optionally a transport stream without null packets, i.e. with variable bit rate can be generated. Via subaddress C3H it is possible to select constant or variable TS bit rate. At constant TS bit rate mode null packets are delivered at the multiplexer output to achieve the constant TS bit rate, even if the video bit rate is variable.

At variable TS bit rate mode no Null Packets are inserted at the multiplexer output. This mode can be used in combination with variable video bit rate.

7.7.9 INSERTION OF LEADING NULL BYTES

For some applications it is helpful to deliver leading flushing bytes before the stream content starts. Null bytes (00H) will be inserted at the beginning of a stream, if programmed by subaddress F6H. By default no null bytes will be delivered.

7.7.10 METABYTES DATA

In program stream and pack stream modes, the SAA6752HS can append additional metabyte data packets to the stream, providing information on sector information for downstream application processing. The video and audio metabytes format is defined in Tables 6 and 7. The sector and metabytes form a block format, where each sector of 2048 bytes is followed by 16 metabytes containing data on the previous sector.

Table 6	Video metabytes data
	video metabytes data

BYTE (HEX)	NAME	LSB/ MSB	BIT	DESCRIPTION	
00	identification		0 to 7	55H; video	
01	flags		0	'GOP start flag'; indicates that a GOP start code is present in the	
				sector	
			1	'GOP start header'; indicates that a group of GOPs starts in the	
				sector	
			2	'sequence end flag'; indicates that a sequence end code is present in the sector	
			3 and 4	reserved	
			5 to 7	undefined	
02	data length	LSB	0 to 7	amount of non-stuffing bytes minus one	
03		MSB	0 to 7		
04	time stamp	LSB	0 to 7	The value of the STC at the moment that the first byte of the first	
05			0 to 7	frame arrived at the input. Only 32 bits are used; note 1.	
06			0 to 7		
07		MSB	0 to 7		
08	picture start count		0 to 7	the amount of picture starts in the sector	
09	picture types		0 and 1	1st picture type: 00: I picture 01: P picture 10: B picture 11: invalid type	
			2	reserved	
			4 and 5		
			6	reserved	
0A	first picture position	LSB	0 to 7	position (in bytes) of the first picture (or GOP or sequence) start	
0B		MSB	0 to 7	code in the sector	
0C	second picture position	LSB	0 to 7		
0D		MSB	0 to 7		
0E	GOP header position	LSB	0 to 7		
0F		MSB	0 to 7		

Note

1. This is the same value as used to generate the PTS and DTS values.

BYTE (HEX)	NAME	LSB/ MSB	BIT	DESCRIPTION
00	identification		0 to 7	AAH; audio
01	01 flags 0		0	reserved
			1	'terminated audio flag'; this flag is only set at the end of a recording session and indicates that this sector is not completely filled with audio data
			2	'synchronization flag'; indicates that the audio data in the sector is related in time to the beginning of a Video Object Unit (VOBU)
			3	reserved
			4	reserved
			5 to 7	audio pack type: 000: MPEG-1 layer 2 or MPEG-2 without extension 010: MPEG-2 with extension 011: DDCE 100: DTS-1 (512 samples/frame) 101: reserved 110: reserved 111: LPCM 16-bit stereo 48 kHz
02	data length	LSB	0 to 7	amount of non-stuffing bytes minus one
03		MSB	0 to 7	
04	time stamp	LSB	0 to 7	The value of the STC at the moment that the first byte of the first
05			0 to 7	frame arrived at the input. Only 32 bits are used; note 1.
06			0 to 7	
07		MSB	0 to 7	
08	reserved		0 to 7	00
09	frame start count		0 to 7	the amount of frame starts in the sector
0A	first frame position	LSB	0 to 7	position (in bytes) of the first frame in the sector
0B		MSB	0 to 7	
0C	last frame position	LSB	0 to 7	position (in bytes) of the last frame in the sector
0D		MSB	0 to 7	
0E	reserved		0 to 7	00
0F	reserved		0 to 7	00

Table 7Audio metabytes data

Note

1. This is the same value as used to generate the PTS value.

7.8 MPEG stream output port

7.8.1 GENERAL

The MPEG stream output port connects the SAA6752HS multiplexer output to the outside world. The parallel interface performs a parallel output transition of audio and video data to an externally connected device and supports 3-bus protocol modes.

7.8.2 OUTPUT PORT CONFIGURATION OPTIONS

The following configuration options can be selected from the host:

- OUTPUT PROTOCOL. Three output protocols can be selected: DIO slave mode, DIO master mode and DEBI slave mode and associated signalling pin polarities.
- OUTPUT DISABLE. Output can be set to high-impedance if the SAA6752HS is not used in application.

7.8.3 DATA OUTPUT FORMAT

The data to be transmitted have a width of 8 bits in all modes. The data output port supports DIO and DEBI bus protocols. The bus protocol mode is set via an I²C-bus controlled register. The DEBI protocol provides only a transmission of 8-bit data block transfer without address decoding.


7.8.4 PROTOCOL DESCRIPTION

Table 8 Output port definitions

PORT	I/O	DESCRIPTION	
PDIDS	I	Request from external system if interface is in DEBI slave mode.	
PDIOCLK	I/O	Output clock to the external system if interface is set to DIO master mode. Input clock to the SAA6752HS if interface is set to DIO slave mode.	
PDO[7:0]	0	output data (8-bit parallel)	
PDOSYNC	0	Indicates a first byte of a data packet (for transport streams in DIO mode).	
PDOAV	0	Indicates when an audio packet is output (for transport stream).	
PDOVAL	0	Indicates whether currently sent data is valid.	


7.8.4.1 DIO master mode


The PDIOCLK clock for the DIO interface is derived from the system clock by a division of the 27 MHz clock by 3 or by 4, generating a data output clocked at 9 or 6.75 MHz. A PDOVAL signal indicates whether current data at the output is valid. If the output buffer is empty the PDOVAL signal will stay LOW. The number of valid pulses indicate the real number of data transmissions. The signal PDOSYNC in conjunction with PDOVAL indicates the first byte of a transport stream packet.



SAA6752HS


MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer






7.8.4.2 DIO slave mode

The SAA6752HS can be enabled in a DIO slave mode where the data receiver acts as master. PDO, PDOSYNC and PDOAV are clocked out by the internal clock; earliest two internal clock cycles e.g. 36 to 58 ns after the falling edge of the external clock. The external clock PDIOCLK should not exceed a maximum of 9 MHz. The PDOVAL signal still indicates if data is available in the output buffer. To operate in this mode, the PDIDS request input must be set to logic 1.







7.8.4.3 DEBI slave mode

The SAA6752HS supports DEBI slave mode with a block transfer of 8-bit data. This can be used for interfacing with a PCI bridge (for example, an SAA7146A chip set). There is no addressing phase necessary. The transfer starts with recognition of a PDIDS pulse. The requested data, PDO[7:0], is transferred when the PDOVAL signal goes active, indicating that data is available in the output buffer. In the event of interfacing to an SAA7146A chip set, the PDOVAL pin is connected to the DTACK_RDY pin and serves as a handshake. The LDS_RDN and UDS_WRN signals should be used to generate the PDIDS signal.

Note that to operate correctly to the DEBI transfer protocol the VALID output signal should be programmed negative by I²C-bus command and a 3.3 k Ω resistor to V_{DDP} is recommended.





SAA6752HS

Product specification

7.9 Clock generation

7.9.1 GENERAL

The SAA6752HS is designed to operate with a single fundamental 27 MHz crystal or an external 27 MHz clock. From these clock sources an internal PLL produces the 27 MHz, 54 MHz and 108 MHz frequencies needed for operation.

It is possible to use a third overtone crystal in combination with a 9 MHz external trap. In this event Clock mode 2 and tuning by the I^2 C-bus commands are not usable.

7.9.2 CLOCK CONFIGURATION OPTIONS

The following configuration options can be selected from the host:

- CLOCK MODE. Dependent on the type of application (i.e. video frame locked, reference clock locked etc.), three different clock modes are available
- CLOCK SOURCE. The clock can be generated from an internal crystal controlled clock or an external source.
 If from a crystal then a fine tune adjustment is available

• CLOCK OUTPUT. It is possible to enable a system clock output so that the 27 MHz clock can be used elsewhere by the user.

7.9.3 CLOCK MODES

The SAA6752HS internal PLL can be configured in three different clock modes: Clock modes 1, 2 and 3. A definition of the clock modes is shown in Table 9. The clock modes are intended for different applications:

- Clock mode 1. System clock reference locked to input video frame frequency. Intended for applications where the output stream is recorded directly onto a medium (i.e. DVD video recorder).
- Clock mode 2. Crystal locked to input video frame frequency. Intended for applications that require both recording and direct playback. However it is limited by the required accuracy of the input video frame frequency
- Clock mode 3. Crystal free-running. Intended for applications where the output stream is played real time directly by a decoder.

To meet the requirements for each clock mode the conditions specified in Table 10 must be met.

CLOCK MODE	OUTPUT STREAM TIME-STAMP COMPLIANCE	SYSTEM FREQUENCY	SYSTEM CLOCK REFERENCE FREQUENCY
1	DVD-compliant ⁽¹⁾	crystal frequency	27 MHz \pm video frame frequency accuracy
2	DVD and MPEG-compliant	27 MHz ± video frame frequency accuracy	27 MHz \pm video frame frequency accuracy
3	MPEG-compliant	crystal frequency	crystal frequency

Table 9 Clock modes

Note

1. The stream contents are MPEG-compliant but the time stamps are not synchronized with real time (i.e. dependent on the accuracy of the video input frame frequency). Playback of such a stream is MPEG-compliant due to the re-generation of time synchronization.

CLOCK MODE	CRYSTAL FREQUENCY	EXTERNAL CLOCK FREQUENCY	INPUT VIDEO FRAME FREQUENCY ⁽¹⁾
1	27 MHz ±0.1%	27 MHz ±0.1%	nominal – 8% to nominal + 2%
2	$27 \times (1 \pm 200 \times 10^{-6})$ MHz (to allow fine tuning via PLL)	not applicable	nominal \times (1 ±200 \times 10 ⁻⁶)
3	$27 \times (1 \pm 30 \times 10^{-6})$ MHz	$27 \times (1 \pm 30 \times 10^{-6}) \text{ MHz}$	not applicable

Table 10 Clock modes requirements

Note

1. The nominal video frame frequency is dependent on the video mode set: 525 or 625 lines.

7.9.4 CLOCK MODE 2 AUTO-SWITCH

An auto-switch mode is available if Clock mode 2 is selected. In this event the PLL will switch to Clock mode 1 or 3 if the conditions for Clock mode 2 are no longer met (i.e. video frame frequency outside the range $1 \pm 200 \times 10^{-6}$). The auto-switch preference is set by an I²C-bus command during the SAA6752HS initialization. If auto-switch occurs then a host interrupt can be flagged.

7.9.5 CRYSTAL TUNING

It is possible to tune the crystal frequency by up to $1~\pm200\times10^{-6}$ via the I²C-bus. If necessary this can be used to achieve the MPEG-2 accuracy of $1~\pm20\times10^{-6}$ with standard crystals.

7.9.6 EXTERNAL CLOCK SOURCE

It is possible to use an external system clock. For start-up before switching to the external clock input a crystal has to be connected or the external frequency has to be applied to pin XTALI. The input voltage for this pin must be limited to 2.5 V. An external clock source cannot be used with Clock mode 2.

7.9.7 AUDIO CLOCK

A switchable sampling frequency for an audio Analog-to-Digital Converter (ADC) is generated by the internal PLL. Two sampling frequencies are selectable: 256×48 kHz and 384×48 kHz. This clock output can be used as clock signal for an external audio ADC. The system clock reference frequency as described in Table 9, is used as reference for the internal PLL generating the audio clock.

7.10 Power control and reset

7.10.1 GENERAL

An external reset pulse at power-up is needed to start-up the SAA6752HS. This will start the oscillator and initialize hardware and firmware. The SAA6752HS can be set to a power saving sleep mode where all internal clocks are switched off. In this mode restarting can only be done by a hard reset pulse.

7.11 I²C-bus interface

7.11.1 GENERAL

The I²C-bus interface within the SAA6752HS is a slave transceiver. It is used for all control settings. The read mode may be used to read back error or status codes.

The I²C-bus interface is compliant to the I²C-bus standard at 100 kHz and 400 kHz clock frequency and suitable for bus line voltage levels of 3.3 V. If an I²C-bus with higher voltage is used by an application, it is possible to add a small interface between 3.3 V and a higher voltage level. Only two MOSFET transistors (e.g. BSN10, BSN20 or BSS83) are needed. A description of this circuit is available at

http://www.semiconductors.philips.com/i2c/facts/

Information about the l^2C -bus can be found in the brochure *"The l²C-bus and how to use it"* (order number 9398 393 40011).

7.11.2 SLAVE ADDRESSES

Two write I²C-bus slave addresses (SAD) are available, 40H and 42H (8-bit), dependent on the state of address select pin I2CADDRSEL. This avoids possible address conflict of addresses with other devices. A HIGH-level at the address selection pin will set the device write address to 42H.

Similarly for read operations there are two slave addresses: 41H and 43H. A HIGH-level at the address selection pin will set the device read address to 43H.

7.12 Exception handling

7.12.1 GENERAL

The SAA6752HS is capable of flagging certain events to a host via a host interrupt flag pin $\overline{H_{-}}$ IRF. The host is able to read back a 16-bit status word via the l²C-bus to identify the specific event and take action accordingly. Detectable events include copyright violations, loss of input synchronization, DVD compliance errors etc.

7.12.2 EXCEPTION CONDITIONS

A list of the SAA6752HS exception conditions, as indicated by the status word, is defined in Table 11. The I^2C -bus subaddress is 12H (see Table 14).

SAA6752HS

Table 11 Interrupt status definition

STATUS WORD BIT	EXCEPTION CONDITION	RESPONSE IF EXCEPTION IS DETECTED	
0	video copyright violation	SAA6752HS continues encoding; note 1.	
1	input video signal not detected or lost	SAA6752HS continues encoding but outputs audio ES packets only; SAA6752HS will resynchronize if video input is recommenced; notes 2 to 4.	
2	when a difference between the V-sync period in I ² C-bus settings and in the video input signal is detected	SAA6752HS continues but frames may be lost during the event.	
3	Clock mode 2 out of range	If enabled, the SAA6752HS PLL will auto-switch to Clock mode 1 or 3 as programmed.	
4	output buffer overflow (due to loss of data read command)	Stream output stops or corrupted data will be delivered; reset or forced reconfigure needed to recover.	
5	video and audio frames out of alignment	Ratio between number of generated audio frames and number of generated video frames is not nominal; time stamps remain correct; note 5.	
6	 input audio not DVD-compliant (to IEC 61937) incorrect Preamble Pc sampling frequency out of range bit rate out of range 	SAA6752HS continues encoding but will not include audio packets.	
7	audio format change detected in DVD bypass mode	SAA6752HS continues encoding but will not include audio packets.	
8	audio pause burst detected	SAA6752HS continues operation.	
9	SAA6752HS mode transition complete; desired operation mode has been reached only for SAA6752HS/V103: if external user data insertion in mode 'only once' is active: insertion of user data has been finished and the host can send new user data	SAA6752HS continues operation.	
10	 illegal I²C-bus command I²C-bus command not recognized command in invalid mode command parameter error 	SAA6752HS ignores the I ² C-bus command.	
11	general error	SAA6752HS will go to Idle mode if time-out is enabled or stop operating if time-out is disabled; in case of the later a forced reconfigure is recommended.	
12	input audio word select signal not detected or audio stream stopped after exception status bit 4, 6, 7 or 8	SAA6752HS continues encoding but outputs video ES packets only; transition to STOP needed to recover.	
13	VBI WSS data has been captured	SAA6752HS continues operation.	

SAA6752HS

STATUS WORD BIT	EXCEPTION CONDITION	RESPONSE IF EXCEPTION IS DETECTED
14	VBI CC data has been captured	SAA6752HS continues operation.
15	only for SAA6752HS/V101 and SAA6752HS/V102: video frame drop	SAA6752HS continues operation, video and audio output restart resynchronized.
	only for SAA6752HS/V103: memory manager resynchronization occurred after discontinuity in the video input signal	SAA6752HS continues operation, but a forced reconfigure is recommended.

Notes

- 1. 'No copy' flag is only detected if the correct WSS VBI mode is enabled.
- 2. This error flag detects mismatches between the input video format (525 or 625) and SAA6752HS video setting (525 or 625). Video syncs out of range are also detected.
- 3. A loss of video sync is flagged if 10 consecutive syncs are not detected.
- 4. For stream types which include video mode transitions to encode or idle/stop will not be finished, if no video is present. A pending mode transition can be stopped by forced reconfigure.
- 5. In clock mode 1 and 3 this can occur due to discontinuity in the video input signal. In applications, which require an exact ratio between the number of generated audio frames and the number of generated video frames, the host might start a corrective action. In clock mode 3 this exception can be ignored; it will happen after some encoding time, because the audio processing is locked to the system frequency and video processing depends on the video input frequency.

7.12.3 HOST INTERRUPT OPERATION

A LOW level as signalled by the host interface pin indicates that an exception condition has been detected. The host interrupt flag pin $\overline{H_{IRF}}$ is reset to HIGH by reading the interrupt status word via the l²C-bus.

7.12.4 INTERRUPT MASKING

It is possible to mask any combination of exception conditions by setting a 16-bit interrupt mask via the $I^{2}C$ -bus.

8 BOUNDARY SCAN TEST

The SAA6752HS has built-in logic and 5 dedicated pins to support boundary scan testing, which allows board testing without special hardware (nails). The SAA6752HS follows the *"IEEE Std. 1149.1 - Standard Test Access Port and Boundary Scan Architecture"* set by the Joint Test Action Group (JTAG) chaired by Philips.

The 5 special pins are: Test Mode Select (TMS), Test Clock (TCK), Test Reset (TRST), Test Data Input (TDI) and Test Data Output (TDO).

The Boundary Scan Test (BST) functions BYPASS, EXTEST, SAMPLE, CLAMP and IDCODE are all supported (see Table 12). Details on the JTAG BST-TEST can be found in the specification "*IEEE Std. 1149.1*". A file containing the detailed Boundary Scan Description Language (BSDL) description of the SAA6752HS is available on request.

8.1 Initialization of boundary scan circuit

The Test Access Port (TAP) controller of an IC should be in the reset state (TEST_LOGIC_RESET), when the IC is in functional mode. This reset state also forces the instruction register into a functional instruction such as IDCODE or BYPASS.

To solve the power-up reset, the standard specifies that the TAP controller will be forced asynchronously to the TEST_LOGIC_RESET state by setting pin TRST to LOW.

8.2 Device identification codes


A device identification register is specified in *"IEEE Std. 1149.1b-1994*". It is a 32-bit register which contains fields for the specification of the IC manufacturer, the IC part number and the IC version number. Its biggest advantage is the possibility to check for the correct ICs mounted after production and determination of the version number of ICs during field service.

When the IDCODE instruction is loaded into the BST instruction register, the identification register will be connected between TDI and TDO of the IC.

The identification register will load a component specific code during the CAPTURE_DATA_REGISTER state of the TAP controller and this code can subsequently be shifted out. At board level this code can be used to verify component manufacturer, type and version number. The device identification register contains 32 bits, numbered 31 to 0, where bit 31 is the most significant bit (nearest to TDI) and bit 0 is the least significant bit (nearest to TDO); see Fig.14.

Table 12 BST instructions supported by the SAA6752HS

INST	DESCRIPTION
BYPASS	This mandatory instruction provides a minimum length serial path (1-bit) between TDI and TDO, when no test operation of the component is required.
EXTEST	This mandatory instruction allows testing of off-chip circuitry and board level interconnections.
SAMPLE	This mandatory instruction can be used to take a sample of the inputs during normal operation of the component. It can also be used to preload data values into the latched outputs of the boundary scan register.
CLAMP	This optional instruction is useful for testing, when not all ICs have BST. It addresses the bypass register, while the boundary scan register is in external test mode.
IDCODE	This optional instruction will provide information on the components manufacturer, part number and version number.



9 I²C-BUS CONTROL AND STATUS REGISTERS

Tables 13 to 26 list the I²C-bus instructions intended for functional control and status.

Column M identifies the SAA6752HS modes that are valid for each I²C-bus instruction. The key is:

I - write and/or read valid in Idle mode

P- write and/or read valid in Paused mode

S - write and/or read valid in Stop mode

E - write and/or read valid in Encode mode

All - write and/or read valid in Idle, Encode, Paused and Stop mode.

Table 13 I²C-bus control

ADR HEX	м	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
00	all	soft reset	W	none	none	-	This command resets the SAA6752HS to its default settings.
01	I	enable	W	none	none	-	go to Stop mode from Idle mode
02	I, P, S	start	W	none	none	-	go to Encode mode
03	E	stop	W	none	none	-	go to Stop mode from Encode mode
04	E	pause ⁽¹⁾	W	none	none	_	go to Paused mode from Encode mode
05	E, P, S	reconfigure	W	none	none	-	go to Idle mode
06	I	sleep	W	none	none	-	go to Power-down mode
07	E, P, S	forced reconfigure	W	none	none	_	Go to Idle mode without completing the current GOP/audio frame. This is intended for use in cases similar to no video/audio input present.
08	I	enable system	R/W	1 byte		disabled	Enables SAA6752HS to time-out to Idle mode
		time-out		bit 0 = 1	enabled]	if STOP to IDLE transition cannot be
				bit 0 = 0	disabled		completed (i.e. due to no video signal being present). If a general error event is detected, the SAA6752HS will automatically switch to Idle mode via forced reconfigure.

Note

1. Paused mode transitions are not applicable to transport stream and DIO output mode combination, only transport stream and DEBI output mode combination.

audio encoder with multiplexer

MPEG-2 video and

MPEG-audio/AC-3

SAA6752HS

2002 Dec 09

ADR HEX	м	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
10	all	get running mode	R	1 byte		-	This command gets the actual running mode
				bit 0 = 1	idle		from the SAA6752HS and is read-only. The
				bit 1 = 1	encoding		busy flag indicates that the SAA6752HS is working at a control command. If the busy flag
				bit 2 = 1	stopped		is set, the SAA6752HS skips all received
				bit 3 = 1	paused		I ² C-bus commands.
				bit 4 = 1	reserved		
				bit 5 = 1	busy flag		
11	all	status mask	W	2 bytes (16 bits)		all 0's	masking of events; see Table 11
				bit = 0	event disabled		
				bit = 1	event enabled		
12	all	interrupt status	R	2 bytes (16 bits)		_	This command allows reading a status
				bit = 0	no event detected		register. Reading the status will clear the
				bit = 1	event detected		status and reset the interrupt assertion pin.
13	all	get version number	R	12 bytes	-	-	This command allows reading of the current MIPS [®] firmware version number, hardware number and the audio DSP firmware number. Each number contains 4 bytes.

Table 15 I²C-bus SDRAM size

ADR HEX	м	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
20	I	bus width and	R/W	1 byte		16 bit	bus width of the SDRAM interface and size of
		memory size		bit[1:0] = 00	16 Mbit 16-bit wide	64 Mbit	connected SDRAM
				bit[1:0] = 10	64 Mbit 16-bit wide	1	
				bit[1:0] = 11	reserved]	

2002 Dec 09

40

_

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

ADR HEX	м	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
30	1	clock mode	R/W	1 byte		mode 1	
				bit[1:0] = 01	mode 1		mode 1: crystal frequency fixed; SCR frequency frame locked to V-sync
				bit[1:0] = 10	mode 2		mode 2: crystal frequency frame locked to V-sync
				bit[1:0] = 11	mode 3	1	mode 3: crystal frequency fixed
31	1	clock source	R/W	1 byte		crystal	This command is used to switch from an
				bit 0 = 0	crystal clock	clock	internal crystal controlled clock source to an external clock source and vice versa.
				bit 1 = 1	external clock		
32	I	clock auto mode	ck auto mode R/W	1 byte		mode	This command sets the behaviour of the
				bit[1:0] = 00	mode fixed	fixed	SAA6752HS in Clock mode 2 if video sync
				bit[1:0] = 01	enable mode 2 and 1 auto-switch		cannot be achieved. Either mode 2 is continued or the SAA6752HS will automatically switch to mode 1 or mode 3, as selected.
				bit[1:0] = 10	enable mode 2 and 3 auto-switch		
33	1	enable system	R/W	1 byte		disable	This command outputs the internal crystal
		clock output		bit 0 = 0	disabled		generated clock (27 MHz) to an output pin CLKOUT for use in other parts of an application.
				bit 0 = 1	enabled		
34	all	adjust crystal oscillator	R/W	1 byte	-128 to +127	0	adjust the frequency of the oscillator

_

ADR HEX	м	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
40	I	625/525	R/W	1 byte		625	defines the input signal either as 625 lines
				bit[1:0] = 00	625		or 525 lines
				bit[1:0] = 01	525		
41	I	subsampling type	R/W	1 byte		D1	specifies the subsampling type
				bit[1:0] = 00	D1		
				bit[1:0] = 01	2/3D1		
				bit[1:0] = 10	1/2D1		
				bit[1:0] = 11	SIF		
42	I	video sync format	R/W	1 byte		0	defines the incoming video sync sources
				bit[1:0] = 00	H-sync, V-sync and Field Identification (FID) information coded in the EAV/SAV bytes complying to ITU-R BT.656		
				bit[1:0] = 01	separate H-sync, V-sync and FID signals input to from external source(s)		
				bit[1:0] = 10	separate H-sync and V-sync signals input to from external source(s)		
43	I	video clock select	R/W	1 byte		video	defines which external video input clock is
				bit 0 = 0	video clock 1	clock 1	used
				bit 0 = 1	video clock 2		
44	I	vertical sync timing	R/W	2 bytes		0, 0	
		adjustment		byte 0	0 to 225		defines the number of shifted lines in the top field
				byte 1	0 to 225	1	defines the number of shifted lines in the bottom field
45	I	horizontal shift	R/W	2 bytes	0 to 511 (bits 0 to 8)	0	defines the number of shifted cycles for every line

Table 17 I²C-bus video front-end input interface static settings

Philips Semiconductors

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

42

_

2002 Dec 09

Product specification

ADR HEX	м	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
46	I	sync polarity	R/W	byte		000	defines the polarity of the sync signals
				bit 0 = 0	H-sync signal HIGH for horizontal blanking		
				bit 0 = 1	H-sync signal LOW for horizontal blanking		
				bit 1 = 0	V-sync signal HIGH for vertical sync		
				bit 1 = 1	V-sync signal LOW for vertical sync		
				bit 2 = 0	FID signal LOW for first field		
				bit 2 = 1	FID signal HIGH for first field		
47	1	disable forced field toggle (only for SAA6752HS/V103)	R/W	bit 0 = 0	enable forced field toggle	0	If no FID polarity transitions are detected in the input signal, then an internal toggle of FID polarity ensures the encoding of some frames.
				bit 0 = 1	disable forced field toggle		If no FID polarity transitions are detected in the input signal, then no frames are encoded.

2002 Dec 09

_

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

SAA6752HS

Product specification

ADR HEX	м	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
50	I, E, P,	noise pre-filter	R/W	1 byte		off	enables or disables noise pre-filter and selects
	S	off/on		bit[1:0] = 00	off		the mode for this filter
				bit[1:0] = 01	median filter		
				bit[1:0] = 10	average filter		
51	I, E, P, S	noise pre-filter coefficients	R/W	4 bytes	4×6 bits; bits 0 to 5 valid	33H, 20H, 16H, 0DH	defines the filter coefficients for the noise pre-filter
52	I, E, P, S	noise pre-filter thresholds	R/W	3 bytes	3×6 bits; bits 0 to 5 valid	10, 15, 20	defines the threshold coefficients for the median filter
53	I, E, P,	horizontal filter	R/W	1 byte		off	enables or disables the horizontal filter by
	S	off/on		bit 0 = 0	off		bypassing
				bit 0 = 1	on		
54	I, E, P, S	horizontal filter coefficients	R/W	16 bytes	array of word (8 \times 10 bits)	first word = 256, the others = 0	Defines the coefficients for the horizontal filter; the default applies to D1 mode only. When other subsampling modes are selected the SAA6752HS automatically overwrites the horizontal filter coefficients with the appropriate parameters.
55	I, E, P, S	horizontal filter scaling factor	R/W	1 byte (4 bits)	0 to 15	8	Defines the scaling factor for the horizontal filter; the default applies to D1 mode only. When other subsampling modes are selected the SAA6752HS automatically overwrites the horizontal filter scaling parameter with the appropriate parameter.

 Table 18
 I²C-bus video front-end filters static/dynamic settings

_

audio encoder with multiplexer

MPEG-2 video and MPEG-audio/AC-3

Product specification

	Phi
•	lips
	Sem
	licor
	Iduct
	tors

Table 19 I²C-bus video front-end VBI data extraction

ADR HEX	м	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
60	1	VBI mode select	W	5 bytes		-	
				bit 0 = 0	WSS mode	-	selects between WSS and CC modes
				bit 0 = 1	CC mode		
				bit 8 = 0	data input sliced		Selects if the input data is sliced by the
				bit 8 = 1	data input unsliced		video input processor (sliced) or by the SAA6752HS (unsliced).
					sliced data		sent in case of sliced input data
				bit[17:16]	data type[3:2]		The data type compared with the data type field in the VBI data header for extraction decision; bits 3 and 2.
				bit[23:18]	SDID, 0 to 63		The SDID compared with the SDID field in the VBI data header for extraction decision.
				bit[28:24]	line number, 0 to 31		line number of data as set by the video input processor
				bit 29 = 0	top field		field dependent on video input processor
				bit 29 = 1	bottom field		setting
				bit[31:30]	data type[1:0]		The data type compared with the data type field in the VBI data header for extraction decision; bits 1 and 0.
				bit 32 = 1	field qualifier mask SDID		match the SDID
				bit 33 = 1	field qualifier mask data type	1	match data type
				bit 34 = 1	field qualifier mask field	1	match field
				bit 35 = 1	field qualifier mask line number	1	match line number
				bit[39:36]	reserved	1	must be set to zero

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

Product specification

_

2002 Dec 09

ADR HEX	м	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
60	1	VBI mode select	W	continued	unsliced data	_	sent in case of unsliced input data
		(continued)		bit[20:16]	line number for bottom, 0 to 31		line number for bottom field as set by the video input
				bit[28:24]	line number for top, 0 to 31		line number for top field as set by the video input
				bit[37:32]	reserved		must be set to zero
				bit 38 = 1	field qualifier mask line field 1		match if field = 'top' and line = 'line number'
				bit 39 = 1	field qualifier mask line field 2		match if field = 'bottom' and line = 'line number'
61	I	WSS data enable	R/W	1 byte		disabled	enables or disables WSS data extraction
				bit[1:0] = 00	disabled	_	
				bit[1:0] = 01	enabled		
				bit[1:0] = 10	enabled without checksum		
62	all	WSS read data	R/W	2 bytes	-	-	WSS data and flag indicating valid data
				bit[13:0]	WSS data		
				bit 15 = 0	valid data		
				bit 15 = 1	invalid or previous data		
63	I	CC data enable	R/W	1 byte		disabled	enables the closed caption data extraction
				bit 0 = 0	disabled		
				bit 0 = 1	enabled		
64	all	CC read data	R	3 bytes		_	CC data and flags indicating valid data and
				bit[15:0]	CC data		current field
				bit 16 = 0	top field	1	
				bit 16 = 1	bottom field		
				bit 23 = 0	valid data		
				bit 23 = 1	invalid data		

2002 Dec 09

_

46

Product specification

SAA6752HS

Philips Semiconductors

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

ADR HEX	М	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION			
65	I	user data insertion	R/W	1 byte		00H	selects the user data insertion mode			
		mode (only for		bit 0 = 0	always repeated		external user data insertion into GOP			
		SAA6752HS/V103)		bit 0 = 1	only once		header (user data 1)			
				bit 1 = 0	always repeated		external user data insertion into picture			
				bit 1 = 1	only once		header (user data 2)			
				bit 2 = 0	disabled		Internal user data insertion of Closed			
				bit 2 = 1	enabled		Caption data into GOP header user data area according to DVD standard. Note: Only one internal user data insertion mode can be active at the same time, either bit $2 = 1$ or bit $3 = 1$			
				bit 3 = 0	disabled		Internal user data insertion of Closed			
			bit 3 = 1 enabled	enabled		Caption data into picture header user data area according to ATSC/NTSC standard. Note: Only one internal user data insertion mode can be active at the same time, either bit $2 = 1$ or bit $3 = 1$				
					bit 4 = 0	-		Stop user data insertion into GOP header		
				bit 4 = 1	stop		user data area. This bit can be used in all operation modes. Setting this bit to logic 1 (= stop) deletes the downloaded GOP user data and resets bit 2 to 'disabled'			
							bit 5 = 0	_		Stop user data insertion into picture header
				bit 5 = 1	stop		user data area. This bit can be used in all operation modes. Setting this bit to logic 1 (= stop) deletes the downloaded picture user data and resets bit 3 to 'disabled' must be set to zero			
				bit 6	reserved					
				bit 7	reserved		must be set to zero			

Philips Semiconductors

_

Product specification

Table 2	20 I ² C-bu	us video encoder: gen	eral		
ADR HEX	М	COMMAND NAME	R/W	SIZE/POSITION	F

ADR HEX	м	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION						
70	1	disable video	R/W	1 byte		enabled	Specifies if the video encoder is enabled. If						
		encoder		bit 0 = 0	enabled		the video encoder is disabled, no video data						
				bit 0 = 1	disabled		will be inserted in the output stream.						
71	I	bit rate mode	R/W	1 byte		VBR	defines the encoding bit rate control mode						
				bit 0 = 0	VBR		(variable or constant bit rate)						
				bit 0 = 1	CBR								
72	I	GOP definition	R/W	2 bytes		0001H:	Defines the used GOP structure as (N.M),						
				byte 0	distance (M) (0 to 3)	M = 0;	where 'N' is the number of frames per GOP						
				byte 1	length (N) (0 to 19)	[−] N = 1	and 'M' is the distance of 2 sequential I- or P-frames (reference frame distance); distance = 0 is I-frame coding; see Table 3 for meaningful combinations.						
73	I	user data GOP header	R/W	R/W 64	R/W 64	R/W	R/W	R/W	R/W	64 bytes		all 0	Specifies the data to be inserted into the GOP header.
	E, P, S	user data GOP header (only for SAA6752HS/V103)											
74	I	number of user data GOP	R/W	1 byte		0	Specifies the amount of user data to be inserted into the GOP header.						
	E, P, S	number of user data GOP (only for SAA6752HS/V103)											
75	I	number of user data picture header	R/W	1 byte		0	Specifies the amount of user data to be inserted into the picture header.						
	E, P, S	number of user data picture header (only for SAA6752HS/V103)											

Product specification

_

2002 Dec 09

ADR HEX	М	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION	
76	I	user data picture header	R/W	64 bytes		all 0	Specifies the data to be inserted into the picture header.	
	E, P, S	user data picture header (only for SAA6752HS/V103)			If internal user data insertion of Closed Caption data into the GOP header is active and the GOP size is larger than 9, then the insertion of user data to the picture header is not available.			
77	I	noise filter	R/W	2 bytes		off	Defines the noise filter coefficients gain and	
		coefficients		byte 0	gain		criterion scale.	
	E, P, S	noise filter coefficients (only for SAA6752HS/V103)		byte 1	criterion			
78	I	adaptive quantization depth	R/W	1 byte	0 to 128	32	Selects the depth of quantization adaptation; 0 for no adaptation, 128 for maximum adaptation.	
79	1	quantizer matrix	R/W	2×64 bytes	array of integers (8 × 8 bytes)	_	Specifies the quantizer matrix as 2 tables, each an 8×8 array. Data must be transferred column by column, not row by row. The inter Q matrix must be downloaded first, the intra Q matrix downloaded second; see note 1.	
7A	I	reserved	-	_	-	-	-	
7B	I	disable forced	R/W	1 byte		0	Applies only for GOP structures starting with	
		backward prediction	backward prediction		bit 0 = 0	enabled		a B-frame: disabled forced backward
				bit 0 = 1	disabled		prediction results in non-editable (open) GOPs with prediction from a former GOP. Enabled forced backward prediction results in backward predicted closed GOPs without prediction from a former GOP.	
							In all cases the leading B-frames of the very first GOP structure after start of encoding are forced to backward prediction.	
7C	1	scan select	R/W	1 byte		0		
				bit 0 = 0	alternate scan			
				bit 0 = 1	zigzag scan			

Philips Semiconductors

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

49

Product specification

SAA6752HS

_

2002 Dec 09

Semiconductors	iem	Philips
onductors	onductors	èm
		onductor

S	
≥	
6	
Ň	
52	
Ĩ	
ົດ	

Product specification

ADR HEX	М	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
7D	I	quantizer scale	R/W	1 byte		0	
		table		bit 0 = 0	logarithmic		
				bit 0 = 1	linear		

Note

_

2002 Dec 09

1. If no Q matrix is downloaded then the default is the MPEG standard and no Q matrix is inserted into the stream.

ADR HEX	Μ	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
80	I, E, P, S	Rvbr	R/W	2 bytes	-	6000	VBR target bit rate (kbit/s); this applies to VBR mode only; Rvbr must be set to less than Rmax.
81	I, E, P, S	Rmax	R/W	2 bytes	_	9800	CBR mode: target bit rate (kbit/s); VBR mode: maximum bit rate (kbit/s); note 1.
82	I, E, P, S	Qmin_VBR	R/W	1 byte	1 to 112	4	Minimum Q-scale for external constraints of VBR
83	I, E, P, S	Qmax_VBR	R/W	1 byte	1 to 112	12	Maximum Q-scale for external constraints of VBR.
84	I, E, P, S	B-frame weighting	R/W	1 byte	32 to 128	128, no weighting	B-frame weighting factor (internally divided by 128; i.e. 128 = no effect)
85	I, E, P, S	read bytes per GOP	R	4 bytes	-	-	This command reads the number of bytes per GOP.

Note

1. If the video bit rate Rmax is intended to be changed during the encoding state, the maximum applied value for Rmax has to be set before start of encoding. I.e. the Rmax value that was valid at start of encoding (coming from stop) is the maximum allowed value for this encoding process.

50

;)
,

ADR HEX	м	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
90	I	disable audio	R/W	1 byte		0	Specifies if the audio encoder is enabled. If
		encoder		bit 0 = 0	enabled		the audio encoder is disabled, no audio data
				bit 0 = 1	disabled		will be inserted in the output stream.
91	I	audio input format	R/W	1 byte		l ² S	defines the audio input format
				bit[2:0] = 000	l ² S		
				bit[2:0] = 001	reserved		
				bit[2:0] = 010	EIAJ 16 bits		
				bit[2:0] = 011	EIAJ 18 bits		
				bit[2:0] = 100	EIAJ 20 bits		
				bit[2:0] = 101	EIAJ alternative format 16 bits		
			bit[2:0] = 110 EIAJ altern 18 bits	EIAJ alternative format 18 bits			
				bit[2:0] = 111	EIAJ alternative format 20 bits		
92	I	audio input mode	R/W	1 byte		slave,	In master mode, SAA6752HS delivers the bit clock and word select signal. In slave mode, SAA6752HS receives the bit clock and word select signal. Note that, if I ² S port 2 is switched to output mode (VES + AES output stream mode) then SAA6752HS is fixed to master mode.
		and port select		bit 0 = 0	master mode	port 1	
				bit 0 = 1	slave mode		
				bit 1 = 0	port 1		
				bit 1 = 1	port 2		
93	I	audio processing	R/W	1 byte		MPEG-1	defines the audio processing mode (see
		mode		bit[1:0] = 00	MPEG-1 L2 encode	L2	Section 7.5); note 1
				bit[1:0] = 01	DDC encode (only for SAA6752HS/V101 and SAA6752HS/V103)		
				bit[1:0] = 10	LPCM bypass	1	
				bit[1:0] = 11	DVD bypass	1	

Philips Semiconductors MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

SAA6752HS

—

2002 Dec 09

<u>5</u>

2002
Dec
60

. .

ADR HEX	м	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION	
94	1	audio encoding	R/W	1 byte		256 kbit/s	defines the audio encoding bit rate (see	
1	bit rate and resolution	bit rate and output		bit 0 = 0	256 kbit/s	16-bit	Section 7.5); note 2	
		resolution		bit 0 = 1	384 kbit/s	1		
1				bit 1 = 0	16-bit	1		
		,		bit 1 = 1	reserved	1		
95	1	audio clock output	R/W	1 byte		256 × 48 kHz	selects the output frequency at the audio clock	
		frequency		bit 0 = 0	256 × 48 kHz		mode	
				bit 0 = 1	384 × 48 kHz	1		
96	I	audio	audio	R/W	1 byte		off	selects audio pre-emphasis mode of input
1		pre-emphasis		bit[1:0] = 00	off	1	signal (valid for MPEG encoding only)	
i I		mode		50/15 ms	1			
i I				bit[1:0] = 10	CCITT J17	1		

Notes

52

1. In systems that use 16 Mbit SDRAM, due to system architecture constraints, LPCM bypass must be restricted to be used with I and IP video encoding only. There is no constraint if 64 Mbit SDRAM is used.

2. All compressed audio data is 16-bit. In the event of LPCM bypass 20-bit data will be truncated to 16 bits.

audio encoder with multiplexer

MPEG-2 video and

MPEG-audio/AC-3

Product specification

Philips Semiconductors

MPEG-2 video and MPEG-audio/AC-

Product specification

SAA6752HS

7	udio/A	
	AC-3	

Table 23I²C-bus audio encoder: bit rate control (dynamic settings)ADR
HEXMCOMMAND
NAMER/WSIZE/POSITIONPAR

HEX	м	NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
A0	E, P, S	Preamble Pc	R	1 byte		l ² S	Preamble Pc in case of IEC 61937 input (data
				bit[4:0]	data type		type), applies to DVD bypass mode only
				bit[6:5]	reserved		
				bit 7	error flag indicating validity of burst load		
A1	E, P, S	Preamble Pd	R	2 bytes	Preamble Pd (16 bits)	-	Preamble Pd in case of IEC 61937 input (payload length); this applies to DVD bypass mode only
A2	E, P, S	audio bit stream information	R	8 bytes	bit stream information (4 × 16 bits)	-	Part of audio frame header in case of IEC 61937 input; this applies to DVD bypass mode only.
A3	-	reserved	-	_	-	-	-
A4	all	audio mute on/off	R/W	1 byte		0	
				bit 0 = 0	off		
				bit 0 = 1	on		

53

_

2002 Dec 09

Table 24 I²C-bus multiplexer: general (static settings)

ADR HEX	м	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
B0	I	output stream format	R/W	1 byte		PS (DVD)	Selects the MPEG-2 output format (see SAA6752HS output stream formats for details):
				bit[2:0] = 000 bit[2:0] = 001	ES video (VES) ES audio (AES)	-	Elementary Stream (ES): Elementary stream output is possible for audio or video only encoding.
				bit[2:0] = 010 bit[2:0] = 011	PES (DVD) PES (TS)	-	Packetized Elementary Stream (PES): DVD-compliant: PES packets have a limited size and can be easily multiplexed into a DVD program stream. TS-compliant: PES packets have an unlimited size and can be easily multiplexed into a transport stream. PES packets containing audio and video information are flagged with an audio/video signal pin. The audio/video polarity of the signal pin is programmable.
				bit[2:0] = 100	PS (DVD)		Program Stream (PS): A DVD-compliant program stream is generated, but no navigation packs are inserted.
				bit[2:0] = 101	TS		Transport Stream (TS): A transport stream is generated.
				bit[2:0] = 110	pack stream		Pack stream is a special not MPEG-compliant mode. The MPEG buffer model is not used.
				bit[2:0] = 111	VES + AES		VES + AES mode allows VES output from the output port at the same time as an SPDIF formatted AES is output from the 2nd I ² S audio port. For this mode subaddress 92H must be set to zero.
B1	1	maximum system bit rate	R/W	2 bytes	<27000; note 1	10800	Maximum target bit rate of the system stream in kbit/s (= 1000 bit/s) and must be set if TS or PS or pack stream modes are selected. It is ignored if ES or PES streams are selected.
B2	1	number of flushing bytes	R/W	2 bytes	-	0	Number of flushing bytes appended to the stream after a stop.

Philips Semiconductors

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

54 54

Product specification

SAA6752HS

-

2002 Dec 09

ADR HEX	м	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION				
B3	I	video PES ID	R/W	8 bits	E0H to EFH	E0H	Stream ID for video PES header; must be set for TS, PS and PES output.				
B4	I	audio PES ID	R/W	8 bits	C0H to DFH	СОН	Stream ID for audio PES header; must be set for TS, PS and PES output.				
B5	I	PES original	R/W	1 byte		copy, no	Copy and copyright setting in audio and video				
		copy and		bit 0 = 0	original	copyright	PES header.				
		copyright		bit 0 = 1	сору						
				bit 1 = 0	copyright						
				bit 1 = 1	no copyright						
B6	1	multiplexer	R/W	1 byte		2 GOPs,					
			special DVD PS settings	special DVD PS settings	•			bit[3:0]	1 to 15, number of GOP/VOBU	off, metabyte,	The number of GOPs per VOBU for PS output.
				bit 4 = 0	metabyte output off	0 (NAV packet),	Enables/disables the output of metabytes for				
				bit 4 = 1	metabyte output on	inserted	PS (DVD) and pack stream modes.				
				bit[6:5]	0 to 3, time slot reservation for NAV packets	(PES header)	Specifies the number of reserved time slots for navigation packets and DVD recorder data.				
				bit 7 = 0	inserted		Determines if the PES header extension is				
				bit 7 = 1	not inserted		inserted into the stream; this applies to program stream and pack stream modes; note: for DVD-compliance, the PES header extension must be inserted				
B7	I	audio substream ID	R/W	1 byte	-	00	audio substream ID; for PS (DVD) or PES (DVD) only				
B8	E	current system bit rate	R	2 bytes	-	-	Current system bit rate of the system stream in kbit/s (= 1000 bit/s); applies for PS and TS modes. The parameter includes the number of stuffing bytes. During pause mode, this address will read back the value of the last GOP before the pause command.				
B9	I	enable MPEG	R/W	1 byte		disable	Enables the MPEG end code (for program				
		end code		bit 0 = 1	enable		stream only).				
				bit 0 = 0	disable						

2002 Dec 09

_

55

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

Product specification

SAA6752HS

Philips Semiconductors

Philips Semiconductors

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

SAA6752HS

Product specification

1. The limit for I-frame only is 27 Mbit/s. For IP or IPB formats the limit is 16 Mbit/s.
Table 25 I ² C-bus multiplexer: transport stream (static settings)

ADR HEX	м	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
C0	I	video TS packet ID	R/W	2 bytes	0020H to 1FFEH	0100H	Packet ID for transport stream packets containing video data; for TS only.
C1	l	audio TS packet ID	R/W	2 bytes	0020H to 1FFEH	0102H	Packet ID for transport stream packets containing audio data; for TS only.
C2	1	system information tables	W	189 bytes (maximum value); up to 5 separate tables	first byte is table number range (0 to 4) + array of maximum 188 bytes values	-	There are 5 different tables followed by an array of up to 188 bytes. The tables must be sent one by one; the size of the tables is not defined but limited to 188 bytes. Table 0: Program Association Table (PAT) Table 1: Program Map Table (PMT) Table 2: free programmable [e.g. Conditional Access Table (CAT)] Table 3: free programmable [e.g. Network Information Table (NIT)] Table 4: free programmable [e.g. Selection Information Table (SIT)]
C3	I	TS	R/W	1 byte		00H	A discontinuity information table is inserted at
		miscellaneous		bit 0 = 0	DIT insertion disabled	-	the beginning of the stream (after a stop of
				bit 0 = 1	DIT insertion enabled		recording).
				bit 1 = 0	constant TS bit rate		At constant TS bit rate mode null packets are delivered at the multiplexer output to achieve the constant TS bit rate.
				bit 1 = 1	variable TS bit rate (only for SAA6752HS/V103)		At variable TS bit rate mode no null packets are inserted at the multiplexer output. This mode can be used in combination with variable video bit rate (only for SAA6752HS/V103).
C4	Ι	clock TS packet ID	R/W	2 bytes	0020H to 1FFEH	0104H	Packet ID for transport stream packets containing PCR values; for TS only.

 Note

 1.
 T

 02
 Table

 09
 Table

_

56

Table 26 I²C-bus output interface

ADR HEX	М	COMMAND NAME	R/W	SIZE/POSITION	PARAMETER/RANGE	DEFAULT	DESCRIPTION
D0	D0 I		R/W	1 byte			Defines the output interface in one byte (collects all sub parameter bits in one byte). All states defined are the active states
		output protocol		bit[1:0] = 00	DIO slave mode	DIO slave	DIO master mode: SAA6752HS delivers the
				bit[1:0] = 01	DIO master mode	mode	clock signal.
				bit[1:0] = 10	not applicable		DIO slave mode: SAA6752HS receives the clock signal.
				bit[1:0] = 11	DEBI slave mode		
		data valid pin	1	bit 2 = 0	positive	positive	must be negative if DEBI mode is selected
		polarity		bit 2 = 1	negative		
		high impedance	1	bit 3 = 0	off	on	Selection of high-impedance for output pin.
		on/off		bit 3 = 1	on		
		audio/video pin		bit 4 = 0	audio HIGH, video LOW	audio	
		polarity		bit 4 = 1	audio LOW, video HIGH	HIGH, video LOW	
		sync pin polarity		bit 5 = 0	positive	positive	
				bit 5 = 1	negative	1	
		data request pin		bit 6 = 0	negative	negative	
		polarity		bit 6 = 1	positive	1	
		PDO clock		bit 7 = 0	9 MHz	9 MHz	selection of clock frequency for DIO master
		frequency		bit 7 = 1	6.75 MHz	7	mode
F6	I	insert leading null bytes (only for SAA6752HS/V103)	W	2 bytes	number of bytes	00H	Defines the number of leading null bytes (00H), which are delivered to the output before the start of the stream; note: after forced reconfigure command the default value of 00H will be set.

Philips Semiconductors MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

С Ъ

Product specification

SAA6752HS

57

_

2002 Dec 09

SAA6752HS

10 LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{DDP}	digital supply voltage for pads		-0.5	+4.0	V
V _{DDCO}	digital supply voltage for core		-0.5	+2.8	V
V _{DDA}	analog supply voltage		-0.5	+2.8	V
VI	digital input voltage	note 1	-0.5	+4.0	V
Vi	analog input voltage	note 2	-0.5	+2.8	V
Vo	digital output voltage	note 3	-0.5	V _{DDP} + 0.5	V
I _{sc}	short-circuit current of output pads	note 4	-	125	mA
I _{lu(prot)}	latch-up protection current		-	100	mA
P _{tot}	total power dissipation		-	2	W
T _{stg}	storage temperature		-25	+125	°C
T _{amb}	ambient temperature		0	70	°C
V _{es}	electrostatic handling voltage	note 5	-2000	+2000	V
		note 6	-150	+150	V

Notes

- 1. All pads are not 5 V tolerant.
- 2. Pins XTALI and XTALO.
- 3. At V_{DDP} > 3.7 V only maximum 4.2 V at digital outputs is allowed.
- 4. Short-circuit current is only allowed for a short time (<1 s).
- 5. Human body model: C = 100 pF; R = 1.5 k Ω .
- 6. Machine model: C = 200 pF; L = 0.75 μ H; R = 0 Ω .

11 THERMAL CHARACTERISTICS

SYMBOL	PARAMETER	CONDITIONS	VALUE	UNIT
R _{th(j-a)}	thermal resistance from junction to ambient	in free air; soldered to a PCB with	28	K/W
		supply and ground plane		

SAA6752HS

12 CHARACTERISTICS

 $V_{DDCO} = 2.5 \text{ V}$, $V_{DDA} = 2.5 \text{ V}$ and $V_{DDP} = 3.3 \text{ V}$ for the I/O pads; supply voltages V_{DDCO} and V_{DDA} are connected externally together; grounds V_{SSCO} , V_{SSA} and V_{SSP} are connected externally together; $T_{amb} = 25 \text{ °C}$; unless otherwise specified.

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Supplies: pins	V_{DDP} , V_{DDCO} and V_{DDA}					•
V _{DDP}	digital supply voltage (pad cells)		3.0	3.3	3.6	V
V _{DDCO}	digital supply voltage (core)		2.3	2.5	2.7	V
V _{DDA}	analog supply voltage (oscillator and PLL)		2.3	2.5	2.7	V
I _{DDP}	digital supply current (pad cells)		17	25	37	mA
IDDCO	digital supply current (core)		390	430	500	mA
I _{DDA}	analog supply current		_	3	_	mA
P _{tot}	total power dissipation		0.95	1.16	1.48	W
Input: pins YU	V0 to YUV7	•			,	•
V _{IL}	LOW-level input voltage		-0.5	_	+0.7	V
V _{IH}	HIGH-level input voltage		1.7	-	V _{DDP}	V
V _{hys}	hysteresis voltage		0.4	_	-	V
IIL	LOW-level input current	$V_{IL} = V_{SSP}$	-5	-	_	μA
I _{IH}	HIGH-level input current	$V_{IH} = V_{DDP}$	_	-	5	μA
CI	input capacitance		_	-	10	pF
Input with pull-	-up resistor: pins CTS, EXT	TCLK, I2CADDRSEL,	PDIDS, RESI	ET, RXD, TC	K, TDI, TMS a	nd TRST
V _{IL}	LOW-level input voltage		-0.5	_	+0.7	V
V _{IH}	HIGH-level input voltage		1.7	_	V _{DDP}	V
V _{hys}	hysteresis voltage		0.4	-	-	V
I _{pu(L)}	LOW-level pull-up input current	$V_{IL} = V_{SSP}$	-20	-50	-70	μA
I _{pu(H)}	HIGH-level pull-up input current	$V_{DDCO} < V_{IH} < V_{DDP}$	-	0	10	μA
Cl	input capacitance		_	-	10	pF
Input with pull-	-down resistor: pins FID, I	DQ, HSYNC, SDATA1,	VCLK1, VCL	K2 and VS	NC	•
V _{IL}	LOW-level input voltage		-0.5	-	+0.7	V
V _{IH}	HIGH-level input voltage		1.7	_	V _{DDP}	V
V _{hys}	hysteresis voltage		0.4	-	-	V
I _{pd}	pull-down input current	$V_{DDCO} < V_{IL} < V_{DDP}$	-20	-50	-70	μA
CI	input capacitance		_	-	10	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
Inputs/outputs	with I _{max} = 4 mA: pins PDI	OCLK, SM_CSO, SM	_LB, <u>SM_UB</u> , ⁻	TESTO, TES	ST1 and TEST2	2
V _{IL}	LOW-level input voltage		-0.5	_	+0.7	V
V _{IH}	HIGH-level input voltage		1.7	_	V _{DDP}	V
V _{hys}	hysteresis voltage		0.4	_	-	V
V _{OL}	LOW-level output voltage	I _{OL} = 4 mA	-	-	0.4	V
V _{OH}	HIGH-level output voltage	$I_{OH} = -4 \text{ mA}$	V _{DDP} - 0.4	-	V _{DDP}	V
I _{sc}	short-circuit current	note 1	-55	_	+55	mA
I _{TL}	3-state leakage current	V _{IH} = V _{DDP} ; V _{IL} = V _{SSP}	-5	-	+5	μA
CI	input capacitance		-	-	10	pF
CL	load capacitance		-	_	30	pF
SWS1 and SW	1		_0.5		+0.7	V
V _{IL}	LOW-level input voltage		-0.5	_	+0.7	V
V _{IH}	HIGH-level input voltage		1.7	_	V _{DDP}	V
V _{hys}	hysteresis voltage		0.4	_	-	V
V _{OL}	LOW-level output voltage	I _{OL} = 4 mA	_	_	0.4	V
V _{OH}	HIGH-level output voltage	I _{OH} = -4 mA	$V_{DDP} - 0.4$	-	V _{DDP}	V
l _{sc}	short-circuit current	note 1	-55	_	+55	mA
I _{pd}	pull-down input current	$V_{DDCO} < V_{IL} < V_{DDP}$	-20	-50	-70	μA
Cl	input capacitance		-	-	10	pF
CL	load capacitance		-	-	30	pF
Inputs/outputs	with I _{max} = 8 mA: pins SD_	_ DQ0 to SD_DQ31 ; n	ote 2		·	·
V _{IL}	LOW-level input voltage		-0.5	-	+0.7	V
V _{IH}	HIGH-level input voltage		1.7	_	V _{DDP}	V
V _{hys}	hysteresis voltage		0.4	_	_	V
V _{OL}	LOW-level output voltage	I _{OL} = 8 mA	_	_	0.4	V
V _{OH}	HIGH-level output voltage	I _{OH} = -8 mA	V _{DDP} – 0.4	_	V _{DDP}	V
I _{sc}	short-circuit current	note 1	-55	_	+55	mA
ITL	3-state leakage current	V _{IH} = V _{DDP} ; V _{IL} = V _{SSP}	-5	-	+5	μA
		VIL − VSSP				
CI	input capacitance		_	_	10	pF

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
3-state output	with I _{max} = 4 mA: pins PDC	0 to PDO7, PDOAV a	and PDOSYNC	; note 2	1	
V _{OL}	LOW-level output voltage	I _{OL} = 4 mA	_	_	0.4	V
V _{OH}	HIGH-level output voltage	I _{OH} = -4 mA	V _{DDP} - 0.4	-	V _{DDP}	V
I _{sc}	short-circuit current	note 1	-55	-	+55	mA
I _{TL}	3-state leakage current	V _{IH} = V _{DDP} ; V _{IL} = V _{SSP}	-1	_	+1	μA
CL	load capacitance		_	_	30	pF
3-state output	with I _{max} = 4 mA and pull-u	p resistor: pin PDOV	/AL; note 2			
V _{OL}	LOW-level output voltage	$I_{OL} = 4 \text{ mA}$	_	_	0.4	V
V _{OH}	HIGH-level output voltage	$I_{OH} = -4 \text{ mA}$	V _{DDP} – 0.4	-	V _{DDP}	V
I _{sc}	short-circuit current	note 1	-55	_	+55	V
I _{pu(L)}	LOW-level pull-up input current	$V_{IL} = V_{SSP}$	-20	-50	-70	μA
I _{pu(H)}	HIGH-level pull-up input current	$V_{DDCO} < V_{IH} < V_{DDP}$	-	0	10	μA
CL	load capacitance		_	_	30	pF
TXD	_{ax} = 4 mA: pins ACLK, CLK	OUT, RTS, SM_A0 to	SM_A17, SM	_CS3, SM_O	E, SM_WE, T	
V _{OL}	LOW-level output voltage	-	-	_	0.4	V
V _{OH}	HIGH-level output voltage	I _{OH} = -4 mA	V _{DDP} – 0.4	-	V _{DDP}	V
l _{sc}	short-circuit current	note 1	-55	_	+55	mA
I _{TL}	3-state leakage current	V _{IH} = V _{DDP} ; V _{IL} = V _{SSP}	-1	-	+1	μA
CL	load capacitance		_	-	30	pF
	_{ax} = 8 mA: pins SD_A0 to S SD_DQM3, SD_RAS and SD		O_CKE, SD_CL	.K, <u>SD_CS</u> ,		
V _{OL}	LOW-level output voltage	I _{OL} = 8 mA	-	-	0.4	V
V _{OH} HIGH-level output voltage		I _{OH} = -8 mA	V _{DDP} - 0.4	-	V _{DDP}	V
I _{sc}	short-circuit current	note 1	-125	-	+125	mA
CL	load capacitance		_	_	30	pF
I ² C-bus interfa	ice: pins SCL and SDA; note	es 3 and 4				
f _{SCL}	SCL clock frequency		100	-	400	kHz
	LOW-level input voltage		_	_	0.3V _{DDP}	V
VIL	Low level input voltage			1	= :	1
V _{IL} V _{IH}	HIGH-level input voltage		0.7V _{DDP}	_	3.6	V
			0.7V _{DDP} -	- 0.05V _{DDP}	3.6 -	V V


SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{OL}	LOW-level output voltage; open-drain	3 mA sink current	0	_	0.4	V
t _{LOW}	SCL LOW time 1.3		1.3	_	-	μs
t _{ніGH}	SCL HIGH time		0.6	_	-	μs
t _{r(I2C)}	rise time of both SDA and SCL		-	_	0.3	μs
t _{f(I2C)}	fall time of both SDA and SCL		-	_	0.3	μs
t _{SU;DAT}	data set-up time		100	_	—	ns
t _{HD;STA}	hold time START condition		0.6	_	_	μs
t _{SU;STO}	set-up time STOP condition		0.6	_	_	μs
Video clock in	put timing: pins VCLK1 and	VCLK2; see Fig.15				
T _{cy}	cycle time		35	37	39	ns
δ	duty factor	t _{HIGH} /T _{cy}	40	50	60	%
t _{r(VCLK)}	rise time	$V_{I} = 0.8$ to 2 V	-	_	5	ns
t _{f(VCLK)}	fall time	V _I = 2 to 0.8 V	-	_	6	ns
Video input da	ata and control timing: pins	YUV7 to YUV0, FID,	HSYNC and VS	YNC; see	Fig.15	
t _{SU;DAT} data set-up time			6	_	-	ns
t _{HD;DAT}	data hold time		3	_	-	ns
Video input pa	arameter range					
f _{i(D)}	data input frequency rate	frame-locked; notes 5 and 6	25.46	27	28.54	MHz
f _H	line frequency	625 lines; note 6	14734	15625	16515	kHz
		525 lines; note 6	14837	15734	16631	kHz
f _V	field frequency	625 lines; notes 7 and 8	46	50	50.75	kHz
		525 lines; notes 7 and 8	55	60	60.9	kHz
N _{al/f}	active lines/field	625 lines; notes 7 and 9	265	288	311	
		525 lines; notes 7 and 9	221	240	259	
Crystal oscilla	ator: pins XTALI and XTALO	; note 10				
f _{XTAL}	fundamental frequency	note 11	27 × (1 - 80 × 10 ⁻⁶)	27	27 × (1 + 80 × 10 ⁻⁶)	MHz
f _{stab}	MPEG2 frequency stability	note 11	27 × (1 − 30 × 10 ⁻⁶)	_	27 × (1 + 30 × 10 ⁻⁶)	MHz
CL	load capacitance		8	10	12	pF
V _{IL}	LOW-level input voltage	if used with external clock	-0.5	_	+0.7	V

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
V _{IH}	HIGH-level input voltage	if used with external clock	1.7	-	V _{DDA}	V
C _{shunt}	shunt capacitance		-	_	7	pF
R _s	serial resistance		-	-	25	Ω
Crystal oscilla	tor tuning: pins XTALI and	XTALO; note 10				
N _{tune}	tuning steps		-127	- +128		
C _{tune(min)}	minimum internal tuning capacitance to V _{SSA}	N _{tune} = 128	_	8	-	pF
C _{tune(max)}	maximum internal tuning capacitance	N _{tune} = -127	_	72	-	pF
f _{step}	crystal frequency offset per tuning step		14	42	70	Hz
External clock	input: pin EXTCLK	•	•	•	·	•
f _{EXTCLK}			25.7	27.0	28.3	MHz
δ	duty factor	t _{HIGH} /T _{cy}	40	50	60	%
t _{r(EXTCLK)}	rise time	V _I = 0.7 to 1.7 V	-	-	5	ns
t _{f(EXTCLK)}	fall time	$V_{I} = 1.7$ to 0.7 V	_	-	6	ns
I ² C-bus addres	ss select input: pin I2CADD	RSEL				
V _{IL}	LOW-level input voltage for I ² C-bus addresses 40H and 41H		-0.5	-	+0.7	V
V _{IH}	HIGH-level input voltage for I ² C-bus addresses 42H and 43H		1.7	-	V _{DDP}	V
Reset input: pi	in RESET					
V _{IL}	LOW-level input voltage for active reset		-0.5	-	+0.7	V
t _{start}	start time of first reset pulse after power-on		_	0	10	μs
t _{length}	length of reset pulse after power-on and after sleep		10	-	-	ms
t _{init}	initialization phase after reset pulse until I ² C-bus commands are accepted		_	-	1	s

SYMBOL	PARAMETER	CONDITIONS	MIN.	TYP.	MAX.	UNIT
SDRAM interfact	e data, address and contr E and SD_OE	ol timing: pins SD_I	DQ31 to SD_D	Q0, SD_A13	to SD_A0, SD	_CAS,
T _{cy}	cycle time	f _{sys} = 27 MHz	_	9.26	-	ns
t _{CAS}	CAS latency time		-	3	-	clock cycles
t _{RCD}	row to column delay time		_	3T _{cy}	-	ns
t _{RRD}	activate to activate delay time		-	2T _{cy}	-	ns
t _{RP}	row precharge time		_	3T _{cy}	-	ns
t _{WR}	write recovery time		_	2T _{cy}	-	ns
t _{RSC}	mode register set cycle time		_	2T _{cy}	-	ns
t _{RAS}	row activate time		-	6T _{cy}	-	ns
t _{RC}	row cycle time		_	8T _{cy}	-	ns
t _{power-up}	wait time after power-on		500	515	-	μs
t _{d(C-D)}	$\begin{array}{c c} clock \mbox{ to data output} \\ delay \\ \hline f_{SD_CLK} = 10 \mbox{ MHz} \end{array} \begin{array}{c c} C_{L(SD_CLK)} = 15 \mbox{ pF}; \\ 2.5 \\ 4.0 \\ 5.0 \\ $		5.0	ns		
t _{d(C-A)}	clock to address output delay	$\label{eq:clsd_clsd_clk} \begin{split} & C_{L(SD_CLK)} = 15 \ pF; \\ & C_{L(SD_An)} = 8 \ pF; \\ & f_{SD_CLK} = 108 \ MHz \end{split}$	2.5	4.0	5.0	ns
t _{su(D)}	data input set-up time		1	-	-	ns
t _{h(D)}	data input hold time		2.5	_	_	ns
Data output inte	rface timing: pins PDO7 t	o PDO0, PDIDS, PD	OSYNC, PDOA	V and PDIO	CLK	
$t_{\text{l-o}(\text{PDIDS-PDOVAL})}$	PDIDS to PDOVAL low-ohmic time	DEBI slave mode	mode 0 – 20		20	ns
$t_{\text{I-O}(\text{PDIDS-PDO})}$	PDIDS to PDO[7:0] low-ohmic time	DEBI slave mode	0	- 20		ns
$t_{stab}(PDO-PDOVAL)$	PDO[7:0] data stable to falling PDOVAL time	DEBI slave mode	10	-	_	ns
t _{r(PDOVAL-PDO)}	rising PDOVAL to PDO[7:0] high-impedance time	DEBI slave mode	10			ns
t _{h(PDO-PDIOCLK)}	PDO[7:0] data to PDIOCLK hold time	DIO master mode; PDOVAL = 1	10	-	-	ns
t _{su(PDO-PDIOCLK)}	PDO-PDIOCLK) PDO[7:0] data to DIO master mode; 10 – – – PDIOCLK set-up time PDOVAL = 1		-	ns		
t _{i(PDIOCLK)} H	input PDIOCLK HIGH time	DIO slave mode	55	-	-	ns
t _{i(PDIOCLK)L}	input PDIOCLK LOW time	DIO slave mode	55	-	_	ns
t _{stab} (PDIOCLK-PDO)	falling input PDIOCLK to PDO[7:0] data stable time	DIO slave mode; PDOVAL = 1	36	-	58	ns

Notes

- 1. Short-circuit current is only allowed for a short time (<1 s).
- 2. The output pins are 3.3 V tolerant when in 3-state mode.
- Pins SCL and SDA of the I²C-bus interface do not obstruct the SDA and SCL lines if the supply voltage V_{DDP} is switched off.
- 4. The open-drain outputs are 3.3 V tolerant.
- 5. Frame-locked input data rate deviation from SAA6752HS crystal clock.
- 6. Supporting output range of the Philips SAA7114 video input processor.
- 7. Applies for line frequencies $\pm 2\%$ from nominal.
- 8. Minimum limit according to IEC 60756; maximum limit because the SAA6752HS may drop frames for V-sync frequencies greater than 1.5% above nominal.
- 9. Deviation according to IEC 60756.7. The SAA6752HS will only encode 240 lines (when in 525-line mode) and 288 lines (when in 625-line mode). Therefore any additional lines in a field above these values will not be encoded.
- 10. Pin XTALO has to be used for connection with a crystal only. Do not use for other purposes.
- 11. The required stability of the crystal frequency or external system clock is dependent upon the clock mode used in the application.



13 PACKAGE OUTLINE

SQFP208: plastic shrink quad flat package; 208 leads (lead length 1.3 mm); body 28 x 28 x 3.4 mm; high stand-off height

40 у X А 156 104 ΖΈ е É H_E (A3) ⊕wM bp pin 1 index detail X 1 Z_D→ wM \oplus = v M A bp e В D HD = v 🕅 B 5 10 mm scale DIMENSIONS (mm are the original dimensions) Α Z_D⁽¹⁾ D⁽¹⁾ E⁽¹⁾ $Z_{E}^{(1)}$ UNIT θ A₂ A₃ с H_D H_{E} L A₁ bp е Lp v w у max 0.20 1.39 8° 30.9 0.50 3.6 0 27 28.1 28.1 30.9 0.75 1.39 mm 4.10 0.25 0.5 1.3 0.2 0.08 0.08 0° 3.2 0.09 27.9 27.9 0 25 0 17 30.3 30.3 0 45 1 1 1 1 1 1 Note 1. Plastic or metal protrusions of 0.25 mm maximum per side are not included. REFERENCES OUTLINE EUROPEAN **ISSUE DATE** VERSION PROJECTION IEC JEDEC EIAJ 99-12-27 \square SOT316-1 MS-029 00-01-25

SAA6752HS

SOT316-1

14 SOLDERING

14.1 Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

14.2 Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

14.3 Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

14.4 Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

SAA6752HS

14.5 Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE ⁽¹⁾	SOLDERING METHOD		
	WAVE	REFLOW ⁽²⁾	
BGA, LBGA, LFBGA, SQFP, TFBGA, VFBGA	not suitable	suitable	
DHVQFN, HBCC, HBGA, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, HVQFN, HVSON, SMS	not suitable ⁽³⁾	suitable	
PLCC ⁽⁴⁾ , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended ⁽⁴⁾⁽⁵⁾	suitable	
SSOP, TSSOP, VSO	not recommended ⁽⁶⁾	suitable	

Notes

- 1. For more detailed information on the BGA packages refer to the "(*LF*)BGA Application Note" (AN01026); order a copy from your Philips Semiconductors sales office.
- 2. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the *"Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods"*.
- 3. These packages are not suitable for wave soldering. On versions with the heatsink on the bottom side, the solder cannot penetrate between the printed-circuit board and the heatsink. On versions with the heatsink on the top side, the solder might be deposited on the heatsink surface.
- 4. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 5. Wave soldering is suitable for LQFP, TQFP and QFP packages with a pitch (e) larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 6. Wave soldering is suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

15 DATA SHEET STATUS

LEVEL	DATA SHEET STATUS ⁽¹⁾	PRODUCT STATUS ⁽²⁾⁽³⁾	DEFINITION
1	Objective data	Development	This data sheet contains data from the objective specification for product development. Philips Semiconductors reserves the right to change the specification in any manner without notice.
11	Preliminary data	Qualification	This data sheet contains data from the preliminary specification. Supplementary data will be published at a later date. Philips Semiconductors reserves the right to change the specification without notice, in order to improve the design and supply the best possible product.
	Product data	Production	This data sheet contains data from the product specification. Philips Semiconductors reserves the right to make changes at any time in order to improve the design, manufacturing and supply. Relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN).

Notes

- 1. Please consult the most recently issued data sheet before initiating or completing a design.
- 2. The product status of the device(s) described in this data sheet may have changed since this data sheet was published. The latest information is available on the Internet at URL http://www.semiconductors.philips.com.
- 3. For data sheets describing multiple type numbers, the highest-level product status determines the data sheet status.

16 DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

17 DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes in the products including circuits, standard cells, and/or software described or contained herein in order to improve design and/or performance. When the product is in full production (status 'Production'), relevant changes will be communicated via a Customer Product/Process Change Notification (CPCN). Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.

ICs with MPEG-audio/AC-3 audio functionality — Purchase of a Philips IC with an MPEG-audio and/or AC-3 audio functionality does not convey an implied license under any patent right to use this IC in any MPEG-audio or AC-3 audio application. For more information please contact the nearest Philips Semiconductors sales office or e-mail: licensing.cip@philips.com. **ICs with MPEG-2 functionality** — Use of this product in any manner that complies with the MPEG-2 Standard is expressly prohibited without a license under applicable patents in the MPEG-2 patent portfolio, which license is available from MPEG LA, L.L.C., 250 Steele Street, Suite 300, Denver, Colorado 80206.

18 PURCHASE OF PHILIPS I²C COMPONENTS



Purchase of Philips I²C components conveys a license under the Philips' I²C patent to use the components in the I²C system provided the system conforms to the I²C specification defined by Philips. This specification can be ordered using the code 9398 393 40011.

Product specification SAA6752HS

Product specification

MPEG-2 video and MPEG-audio/AC-3 audio encoder with multiplexer

SAA6752HS

NOTES

Philips Semiconductors – a worldwide company

Contact information

For additional information please visit http://www.semiconductors.philips.com. Fax: +31 40 27 24825 For sales offices addresses send e-mail to: sales.addresses@www.semiconductors.philips.com.

© Koninklijke Philips Electronics N.V. 2002

All rights are reserved. Reproduction in whole or in part is prohibited without the prior written consent of the copyright owner.

The information presented in this document does not form part of any quotation or contract, is believed to be accurate and reliable and may be changed without notice. No liability will be accepted by the publisher for any consequence of its use. Publication thereof does not convey nor imply any license under patent- or other industrial or intellectual property rights.

Printed in The Netherlands

753504/02/pp**72**

Date of release: 2002 Dec 09

Document order number: 9397 750 10297

SCA74

Let's make things better.





Philips Semiconductors